Hot hole-induced device degradation by drain junction reverse current

Abstract In this paper, device degradation mechanisms by drain junction reverse current in the off-state were studied, using n-type metal–oxide–semiconductor field-effect transistor (N-MOSFET), which is used as the high-voltage core circuit of flash memory chip. Components of drain leakage currents in the off-state are gate-induced drain-leakage (GIDL) and drain junction reverse currents. Device degradation phenomenon and mechanism by GIDL in the MOSFETs have been well known, but those by drain junction reverse current have not. A variety of measurement conditions for separating drain junction reverse current from total drain current in the off-state were suggested, and hole injection phenomenon into the gate was investigated through the modified capacitive-voltage method. In addition, we investigated the location of electron–hole generation between GIDL and drain junction reverse current through the lateral profile of trapped hole extracted from charge pumping method.

[2]  K. Prall,et al.  Characterization and suppression of drain coupling in submicrometer EPROM cells , 1987, IEEE Transactions on Electron Devices.

[3]  Temperature dependence of emitter-base reverse stress degradation and its mechanism analyzed by MOS structures , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.

[4]  Rachid Bouchakour,et al.  Characterization and Modeling of Gate-Induced-Drain-Leakage , 2005, IEICE Trans. Electron..

[5]  Kang-Deog Suh,et al.  Impact of floating gate dry etching on erase characteristics in NOR flash memory , 2002, IEEE Electron Device Letters.

[6]  Chih-Hung Chen,et al.  Hot-carrier reliability of submicron NMOSFETs and integrated NMOS low noise amplifiers , 2006, Microelectron. Reliab..

[7]  B. Mcdonald.  Avalanche degradation of h FE , 1969 .

[8]  Yukio Okazaki,et al.  New hot-carrier degradation mode and lifetime prediction method in quarter-micrometer PMOSFET , 1992 .

[9]  T. Ma,et al.  Direct lateral profiling of hot-carrier-induced oxide charge and interface traps in thin gate MOSFET's , 1998 .

[10]  J. D. Burnett,et al.  Modeling hot-carrier effects in polysilicon emitter bipolar transistors , 1988 .

[11]  Chih-Tang Sah,et al.  Degradation of silicon bipolar junction transistors at high forward current densities , 1997 .

[12]  D. Schroder.  Semiconductor Material and Device Characterization , 1990 .

[13]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[14]  A. De Keersgieter,et al.  Channel Hot-Carrier Degradation in Short-Channel Transistors With High- $k$/Metal Gate Stacks , 2009, IEEE Transactions on Device and Materials Reliability.

[15]  Wen-Shiang Liao,et al.  Investigation and Modeling of Hot Carrier Effects on Performance of 45- and 55-nm NMOSFETs With RF Automatic Measurement , 2008, IEEE Transactions on Electron Devices.

[16]  Denny D. Tang,et al.  Junction degradation in bipolar transistors and the reliability imposed constraints to scaling and design , 1988 .

[17]  J. Verwey,et al.  Avalanche-injected electron currents in SiO2 at high injection densities , 1974 .

[18]  P. Winokur,et al.  Simple technique for separating the effects of interface traps and trapped‐oxide charge in metal‐oxide‐semiconductor transistors , 1986 .