Energy-Efficient Ternary Multipliers Using CNT Transistors

In recent decades, power consumption has become an essential factor in attracting the attention of integrated circuit (IC) designers. Multiple-valued logic (MVL) and approximate computing are some techniques that could be applied to integrated circuits to make power-efficient systems. By utilizing MVL-based circuits instead of binary logic, the information conveyed by digital signals increases, and this reduces the required interconnections and power consumption. On the other hand, approximate computing is a class of arithmetic computing used in systems where the accuracy of the computation can be traded-off for lower energy consumption. In this paper, we propose novel designs for exact and inexact ternary multipliers based on carbon-nanotube field-effect transistors (CNFETs). The unique characteristics of CNFETs make them a desirable alternative to MOSFETs. The simulations are conducted using Synopsys HSPICE. The proposed design is compared against existing ternary multipliers. The results show that the proposed exact multiplier reduces the energy consumption by up to 6 times, while the best inexact design improves energy efficiency by up to 35 time compared to the latest state-of-the-art methods. Using the imprecise multipliers for image processing provides evidence that these proposed designs are a low-power system with an acceptable error.

[1]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[2]  Herbert Shea,et al.  Single- and multi-wall carbon nanotube field-effect transistors , 1998 .

[3]  Kanwalvir Singh Dhindsa,et al.  Effect of Embedding Watermark on Compression of the Digital Images , 2010, ArXiv.

[4]  Koichi Maezawa,et al.  Monostable-Bistable Transition Logic Elements(MOBILEs) Based on Monolithic Integration of Resonant Tunneling Diodes and FETs. , 1995 .

[5]  L. Qin,et al.  Determination of the chiral indices (n,m) of carbon nanotubes by electron diffraction. , 2007, Physical chemistry chemical physics : PCCP.

[6]  P. Hadley,et al.  Single-Electron Transistors , 2002 .

[7]  Frédéric Gaffiot,et al.  CNTFET Modeling and Reconfigurable Logic-Circuit Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Reza Faghih Mirzaee,et al.  A Novel High-Speed, Low-Power CNTFET-Based Inexact Full Adder Cell for Image Processing Application of Motion Detector , 2017, J. Circuits Syst. Comput..

[9]  Fabrizio Lombardi,et al.  Design and Analysis of Approximate Compressors for Multiplication , 2015, IEEE Transactions on Computers.

[10]  Sheng Wang,et al.  CMOS-based carbon nanotube pass-transistor logic integrated circuits , 2012, Nature Communications.

[11]  Mehdi Kamal,et al.  Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Keivan Navi,et al.  Novel CNFET ternary circuit techniques for high-performance and energy-efficient design , 2019, IET Circuits Devices Syst..

[13]  Fabrizio Lombardi,et al.  New Metrics for the Reliability of Approximate and Probabilistic Adders , 2013, IEEE Transactions on Computers.

[14]  L. Kish End of Moore's law: thermal (noise) death of integration in micro and nano electronics , 2002 .

[15]  H. Wong,et al.  Impact of a Process Variation on Nanowire and Nanotube Device Performance , 2007, IEEE Transactions on Electron Devices.

[16]  Aachen,et al.  A Graphene Field-Effect Device , 2007, IEEE Electron Device Letters.

[17]  Kenneth C. Smith,et al.  A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[18]  Seied Ali Hosseini,et al.  A new low power multiplexer based ternary multiplier using CNTFETs , 2018, AEU - International Journal of Electronics and Communications.

[19]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[20]  C. Dekker,et al.  Logic Circuits with Carbon Nanotube Transistors , 2001, Science.

[21]  Fazel Sharifi,et al.  High performance, variation-tolerant CNFET ternary full adder a process, voltage, and temperature variation-resilient design , 2019, Comput. Electr. Eng..

[22]  Keivan Navi,et al.  Robust and energy-efficient carbon nanotube FET-based MVL gates: A novel design approach , 2015, Microelectron. J..

[23]  Seied Ali Hosseini,et al.  Novel energy-efficient and high-noise margin quaternary circuits in nanoelectronics , 2019, AEU - International Journal of Electronics and Communications.

[24]  F. Lombardi,et al.  Testing of quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[25]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[26]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[27]  Tarun Kumar,et al.  A Theory Based on Conversion of RGB image to Gray image , 2010 .

[28]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.