On a Model-Based Design Verificationfor Combinatorial Boolean Networks
暂无分享,去创建一个
[1] Masahiro Fujita,et al. Advanced Verification Techniques Based on Learning , 1995, 32nd Design Automation Conference.
[2] Franz Wotawa. Using Multiple Models for Debugging VHDL Designs , 2001, IEA/AIE.
[3] Pierre L. Tison,et al. Generalization of Consensus Theory and Application to the Minimization of Boolean Functions , 1967, IEEE Trans. Electron. Comput..
[4] Raymond Reiter,et al. A Theory of Diagnosis from First Principles , 1986, Artif. Intell..
[5] Aarti Gupta,et al. Integrating a Boolean satisfiability checker and BDDs for combinational equivalence checking , 1998, Proceedings Eleventh International Conference on VLSI Design.
[6] Peter Struss,et al. The Consistency-based Approach to Automated Diagnosis of Devices , 1996, KR 1996.
[7] Aarti Gupta,et al. Fast error diagnosis for combinational verification , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.
[8] Ibrahim N. Hajj,et al. Logic design error diagnosis and correction , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[9] Masahiro Tomita,et al. An algorithm for locating logic design errors , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.