Design and simulation of a 3rd-order Discrete-Time Time-Interleaved delta-sigma modulator with shared integrators between two paths

this paper presents the design and simulation of a 3<sup>rd</sup>-order two-path Discrete-Time Time-Interleaved (DTTI) ΔΣ modulator. By exploiting the concept of the time-interleaving techniques and time domain equations, a conventional 3<sup>rd</sup>-order Discrete-Time (DT) ΔΣ modulator is converted to a corresponding 3<sup>rd</sup>-order two-path DTTI counterpart. For the sake of saving power and silicon area, the integrators between the two paths of the DTTI ΔΣ modulator are shared. Using one set of integrators makes the DTTI ΔΣ modulator robust to path mismatch effects compared to the typical DTTI ΔΣ modulator which has individual integrators in all paths. A problem arises out of sharing integrators between paths which we call the delayless feedback problem. A solution for this problem is proposed in this paper and for an OverSampling Ratio (OSR) of 16 and a clock frequency of 320MHz, a maximum SNR of 76.5dB is obtained.

[1]  David A. Johns,et al.  Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Edgar Sánchez-Sinencio,et al.  An RC time constant auto-tuning structure for high linearity continuous-time /spl Sigma//spl Delta/ modulators and active filters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Trevor Clifford Caldwell,et al.  Time-Interleaved Continuous-Time Delta-Sigma Modulators , 2004 .

[4]  David A. Johns,et al.  Time-interleaved oversampling A/D converters: theory and practice , 1997 .

[5]  Franco Maloberti,et al.  Time-interleaved sigma-delta modulator using output prediction scheme , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Maurits Ortmanns,et al.  Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .

[7]  Ahmed Gharbiya,et al.  On the implementation of input-feedforward delta-sigma modulators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  David A. Johns,et al.  HIGH-SPEED OVERSAMPLING ANALOG-TO-DIGITAL CONVERTERS , 2005 .

[9]  D.A. Johns,et al.  A time-interleaved continuous-time /spl Delta//spl Sigma/ modulator with 20-MHz signal bandwidth , 2006, IEEE Journal of Solid-State Circuits.

[10]  I. Kale,et al.  Efficient architectures for time-interleaved oversampling delta-sigma converters , 2000 .

[11]  I. Kale,et al.  Novel topologies for time-interleaved delta-sigma modulators , 2000 .

[12]  Michel Steyaert,et al.  Analysis of Gm G and RC filters for high-speed continuous time sigma-delta A/D conversion , 2004 .

[13]  F. Maloberti,et al.  A Power-Efficient Two-Channel Time-Interleaved ΣΔ Modulator for Broadband Applications , 2007, IEEE Journal of Solid-State Circuits.

[14]  Franco Maloberti,et al.  Domino Free 4-Path Time-Interleaved Second Order Sigma-Delta Modulator , 2005 .