Reliability issues of silicon LSIs facing 100-nm technology node
暂无分享,去创建一个
Eiji Takeda | Eiichi Murakami | Kenji Hinode | Kazuyoshi Torii | Yutaka Okuyama | Eishi Ebe | Shin'ichiro Kimura
[1] S. Minami,et al. A novel MONOS nonvolatile memory device ensuring 10-year data retention after 10/sup 7/ erase/write cycles , 1993 .
[2] Kenji Hinode,et al. Void formation mechanism in VLSI aluminum metallization , 1989 .
[3] Shinichiro Kimura,et al. Significance of charge sharing in causing threshold voltage roll-off in highly doped 0.1-μm Si metal oxide semiconductor field effect transistors and its suppression by atomic layer doping , 1994 .
[4] Carl V. Thompson,et al. Diffusional creep in damascene Cu lines , 2001 .
[5] Kunihiro Suzuki. Analytical model for threshold voltage shift due to impurity penetration through a thin gate oxide , 1997 .
[6] Kenichi Takeda,et al. Resistivity Increase in Ultrafine-Line Copper Conductor for ULSIs , 2001 .
[7] George L.-T. Chiu,et al. Optical lithography: Introduction , 1997, IBM J. Res. Dev..
[8] Eiji Takeda,et al. Hot-Carrier Effects in MOS Devices , 1995 .
[9] C. Hu,et al. MOSFET carrier mobility model based on gate oxide thickness, threshold and gate voltages , 1996 .
[10] N. Arora,et al. Modeling the polysilicon depletion effect and its impact on submicrometer CMOS circuit performance , 1995 .
[11] Tahui Wang,et al. Hot carrier reliability improvement by utilizing phosphorus transient enhanced diffusion for input/output devices of deep submicron CMOS technology , 2000, IEEE Electron Device Letters.
[12] E. Colgan,et al. Selective CVD-W for capping damascene Cu lines , 1995 .