A 60dB gain and 4dB noise figure CMOS V-band receiver based on two-dimensional passive Gm-enhancement

A direct conversion receiver which consists of low noise amplifier (LNA), mixer and programmable gain amplifier (PGA) for V-band (60GHz) applications is designed and realized in 65nm CMOS. A novel two-dimensional passive gm-enhancement technique is devised to boost the conversion gain and lower the Noise Figure (NF) with insignificant power overhead. An overall minimum SSB NF of 3.9dB and a maximum power conversion gain of 60dB have been validated from such fabricated receiver that occupies core silicon area of 0.2mm2 and draws 34mA from 1V supply.

[1]  D.J. Allstot,et al.  G/sub m/-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[2]  P. Wambacq,et al.  A 52 GHz Phased-Array Receiver Front-End in 90 nm Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[3]  David J. Allstot,et al.  A capacitor cross-coupled common-gate low-noise amplifier , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  X Li,et al.  Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-μm CMOS , 2005 .

[5]  Davide Guermandi,et al.  A wideband mm-Wave CMOS receiver for Gb/s communications employing interstage coupled resonators , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Yves Rolain,et al.  A 52GHz Phased-Array Receiver Front-End in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Yo-Sheng Lin,et al.  A 60‐GHz CMOS receiver front‐end with integrated 180° out‐of‐phase Wilkinson power divider , 2010 .

[8]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[9]  Daquan Huang,et al.  A 60GHz CMOS Differential Receiver Front-End Using On-Chip Transformer for 1.2 Volt Operation with Enhanced Gain and Linearity , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..