An efficient power-area-delay modulo 2n−1 multiplier

Carry propagation is a main problem in Residue Number System (RNS) arithmetic. This overhead can be eliminated by using redundant number representations which results in Redundant Residue Number System (RRNS). The RNS which uses Stored-Unibit-Transfer (SUT) encoding (SUT-RNS) has been shown as an efficient encoding for RRNS. In this paper, we first propose a general algorithm for radix-2h SUT-RNS digit multiplication. Then, we implement an efficient pipeline multiplier which is appropriate for frequent multiplications. The results indicate that the radix-8 SUT-RNS modulo 2n−1 multiplier outperforms area and power (energy/operation) of the previous efficient RRNS multipliers. Besides, it reaches the speed of the most high-speed RRNS multiplier.

[1]  Keivan Navi,et al.  Arithmetic Circuits of Redundant SUT-RNS , 2009, IEEE Transactions on Instrumentation and Measurement.

[2]  K. Navi,et al.  Efficient Class of Redundant Residue Number System , 2007, 2007 IEEE International Symposium on Intelligent Signal Processing.

[3]  Richard Conway,et al.  Improved RNS FIR filter architectures , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Kensuke Shimizu,et al.  Residue arithmetic multiplier based on the radix-4 signed-digit multiple-valued arithmetic circuits , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[5]  Kensuke Shimizu,et al.  Residue arithmetic circuits based on the signed-digit multiple-valued arithmetic circuits , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).

[6]  A. P. Preethy,et al.  A 36-bit balanced moduli MAC architecture , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[7]  Amos Omondi,et al.  Fault-tolerance scheme for an RNS MAC: performance and cost analysis , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[8]  Zhining Lim,et al.  An RNS-Enhanced Microprocessor Implementation of Public Key Cryptography , 2007, 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers.

[9]  A. S. Madhukumar,et al.  Enhanced architecture for residue number system-based CDMA for high-rate data transmission , 2004, IEEE Transactions on Wireless Communications.

[10]  Amos Omondi,et al.  Arithmetic Circuits Combining Residue and Signed-Digit Representations , 2003, Asia-Pacific Computer Systems Architecture Conference.