RAMSES-D: DRAM fault simulator supporting weighted coupling fault

Memory fault simulator is an important tool for memory test sequence optimization. Traditionally, we use fault count to calculate fault coverage. However, it cannot represent accurately the real coupling fault distribution. In this paper, we adopt the concept of weighted coupling fault targeting DRAM. We propose a weighted fault coverage function with assigning weight parameters to coupling faults. With the weighted function, we can use physical information to calculate coupling fault coverage. Experimental result shows that the weight of intra-word coupling fault can be 10% to 14%; while the original fault count method cannot distinguish the degree of importance between different memory configurations.

[1]  Cheng-Wen Wu,et al.  RAMSES: a fast memory fault simulator , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[2]  Cheng-Wen Wu,et al.  Simulation-based test algorithm generation for random access memories , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[3]  Cheng-Wen Wu,et al.  Error catch and analysis for semiconductor memories using March tests , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[4]  Ad J. van de Goor,et al.  DRAM specific approximation of the faulty behavior of cell defects , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[5]  Janusz Rajski,et al.  Fault coverage analysis of RAM test algorithms , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[6]  Jen-Chieh Yeh,et al.  RAMSES-FT: a fault simulator for flash memory testing and diagnostics , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[7]  Peter Muhmenthaler,et al.  Test Pattern Development and Evaluation for DRAMs with Fault Simulator RAMSIM , 1991, 1991, Proceedings. International Test Conference.

[8]  Cheng-Wen Wu,et al.  Failure factor based yield enhancement for SRAM designs , 2004 .

[9]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[10]  Cheng-Wen Wu,et al.  Fault simulation and test algorithm generation for random accessmemories , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[12]  Alfredo Benso,et al.  Specification and design of a new memory fault simulator , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[13]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[14]  A. Benso,et al.  Memory Fault Simulator for Static-Linked Faults , 2006, 2006 15th Asian Test Symposium.

[15]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..