论文信息 - A Novel Simulation Fault Injection Method for Dependability Analysis

A Novel Simulation Fault Injection Method for Dependability Analysis

Presilicon testing and verification is a crucial step in qualifying the RTL for the subsequent implementation phases. This article presents a novel simulation-based fault injection methodology that is applied at the system description level, as opposed to the lower, flattened RT level, in order to reduce simulation time.

Dongwoo Lee | Jongwhoa Na

[1] Charles E. Stroud. Reliability of majority voting based VLSI fault-tolerant circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[2] Mehdi Baradaran Tahoori,et al. Obtaining Microprocessor Vulnerability Factor Using Formal Methods , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[3] Shubu Mukherjee,et al. Architecture Design for Soft Errors , 2008 .

[4] 장훈,et al. [서평]「Computer Organization and Design, The Hardware/Software Interface」 , 1997 .

[5] Israel Koren,et al. Fault-Tolerant Systems , 2007 .

[6] Alfredo Benso,et al. Fault Injection Techniques and Tools for Embedded Systems , 2003 .

[7] Barry W. Johnson. Design & analysis of fault tolerant digital systems , 1988 .

[8] Thomas Tetzlaff,et al. A switch level fault simulation environment , 2000, Proceedings 37th Design Automation Conference.

[9] Jean Arlat,et al. Fault Injection for Dependability Validation: A Methodology and Some Applications , 1990, IEEE Trans. Software Eng..

[10] Joaquin Gracia,et al. VHDL Simulation-Based Fault Injection Techniques , 2003 .

[11] Joonhyuk Yoo,et al. Harnessing Checker Hierarchy for Reliable Microprocessors , 2007 .