Quantization Effects in All-Digital Phase-Locked Loops
暂无分享,去创建一个
[1] Poras T. Balsara,et al. Phase-domain all-digital phase-locked loop , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Floyd M. Gardner. Frequency granularity in digital phaselock loops , 1996, IEEE Trans. Commun..
[3] In-Joong Ha,et al. Design of ADPLL for both large lock-in range and good tracking performance , 1999 .
[4] Orla Feely,et al. Phase-jitter dynamics of digital phase-locked loops , 1999 .
[5] A. Abidi,et al. A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue , 2007, 2007 IEEE Symposium on VLSI Circuits.
[6] Pavan Kumar Hanumolu,et al. A Digital PLL With a Stochastic Time-to-Digital Converter , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] R.B. Staszewski,et al. A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones , 2005, IEEE Journal of Solid-State Circuits.
[8] James C. Candy,et al. Decimation for Sigma Delta Modulation , 1986, IEEE Trans. Commun..
[9] R.B. Staszewski,et al. TDC-based frequency synthesizer for wireless applications , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.
[10] R.B. Staszewski,et al. All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13/spl mu/m CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).