Power and Area Optimization for Run-Time Reconfiguration System On Programmable Chip Based on Magnetic Random Access Memory

In recent years, magnetic random access memory (MRAM) based run-time system on programmable chip (SOPC) has been proposed as a solution to the critical drawbacks of current field programmable gate arrays (FPGAs), such as long (re)boot latency, high standby power, and limits for run time reconfiguration. However, the integration of MRAM in FPGA circuits brings its own problems, including large die area and high dynamic power for the switching circuit. In this paper, we present some solutions to overcome the power and area constraints and thereby improve the performance of MRAM based SOPC. We have done simulations and calculations based on the STMicroelectronics 90 nm design kit and a complete magnetic tunnel junction model.

[1]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[2]  MTJ Elements With MgO Barrier Using RE-TM Amorphous Layers for Perpendicular MRAM , 2007, IEEE Transactions on Magnetics.

[3]  E. Belhaire,et al.  A non-volatile flip-flop in magnetic FPGA chip , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[4]  Stuart A. Wolf,et al.  Spintronics: A Spin-Based Electronics Vision for the Future , 2001, Science.

[5]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[6]  Sung-Mo Kang,et al.  CMOS digital integrated circuits , 1995 .

[7]  G. Donohoe,et al.  Magnetic Flip Flops for Space Applications , 2006, IEEE Transactions on Magnetics.

[8]  K. H. Ploog,et al.  Programmable computing with a single magnetoresistive element , 2003, Nature.

[9]  J. Zhu,et al.  Spin Torque and Field-Driven Perpendicular MRAM Designs Scalable to Multi-Gb/Chip Capacity , 2006, IEEE Transactions on Magnetics.

[10]  E. Belhaire,et al.  Evaluation of a Non-Volatile FPGA based on MRAM technology , 2006, 2006 IEEE International Conference on IC Design and Technology.

[11]  E. Wohlfarth,et al.  A mechanism of magnetic hysteresis in heterogeneous alloys , 1948, Philosophical Transactions of the Royal Society of London. Series A, Mathematical and Physical Sciences.

[12]  Gábor Papp,et al.  For the Ph.D. dissertation , 2010 .

[13]  Brad L. Hutchings,et al.  Run-Time Reconfiguration: A method for enhancing the functional density of SRAM-based FPGAs , 1996, J. VLSI Signal Process..

[14]  W. Black,et al.  Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices (invited) , 2000 .

[15]  S. Yuasa,et al.  Giant tunneling magnetoresistance up to 410% at room temperature in fully epitaxial Co∕MgO∕Co magnetic tunnel junctions with bcc Co(001) electrodes , 2006 .