MPSoC Architecture-Aware Automatic NoC Topology Design

This paper presents a methodology for the automatic definition of NoC topology according to application and architecture requirements. The proposed solution, which has been implemented as a new step of our NoC design flow, results from the analysis of real concerns and demands from designers. The main contribution lies in the fact that we customize the method according to multiprocessor architecture models and associated memory organizations. A real-life H264 example has been used to compare synthesis results for NoCs generated by our tool, with automatic topology selection with well-known efficient topologies, which wer manually specified. Results clearly show the efficiency of our approach.

[1]  Radu Marculescu,et al.  Energy- and Performance-Aware Mapping for , 2005 .

[2]  Tapani Ahonen,et al.  Topology optimization for application-specific networks-on-chip , 2004, SLIP '04.

[3]  Michael J. Flynn,et al.  Some Computer Organizations and Their Effectiveness , 1972, IEEE Transactions on Computers.

[4]  Luigi Carro,et al.  Communication Architectures for §ystem-On-Chip , 2001 .

[5]  M. Coppola,et al.  Spidergon: a novel on-chip communication network , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[6]  Jean-Philippe Diguet,et al.  μSPIDER CAD TOOL: CASE STUDY OF NOC IP GENERATION FOR FPGA , 2007 .

[7]  Radu Marculescu,et al.  Energy- and performance-driven NoC communication architecture synthesis using a decomposition approach , 2005, Design, Automation and Test in Europe.

[8]  M.W. El-Kharashi,et al.  A Topology-based Design Methodology for Networks-on-Chip Applications , 2007, 2007 2nd International Design and Test Workshop.

[9]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[10]  Srinivasan Murali,et al.  SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..

[11]  C. Sanges,et al.  A recursively scalable network VLSI implementation , 1988, Future Gener. Comput. Syst..

[12]  Sanjay Raina,et al.  Virtual Shared Memory: A Survey of Techniques and Systems , 1992 .