TTEC: Data Allocation Optimization for Morphable Scratchpad Memory in Embedded Systems

Scratchpad memory (SPM) is widely utilized in many embedded systems as a software- controlled on-chip memory to replace the traditional cache. New non-volatile memory (NVM) has emerged as a promising candidate to replace SRAM in SPM, due to its significant benefits, such as low-power consumption and high performance. In particular, several representative NVMs, such as PCM, ReRAM, and STT-RAM can build multiple-level cells (MLC) to achieve even higher density. Nevertheless, this triggers off higher energy overhead and longer access latency compared with its single-level cell (SLC) counterpart. To address this issue, this paper first proposes a specific SPM with morphable NVM, in which the memory cell can be dynamically programmed to the MLC mode or SLC mode. Considering the benefits of high-density MLC and low-energy SLC, a simple and novel optimization technique, named theory of thermal expansion and contraction, is presented to minimize the energy consumption and access latency in embedded systems. The basic idea is to dynamically adjust the size configure of SLC/MLC in SPM according to the different workloads of program and allocate the optimal storage medium for each data. Therefore, an integer linear programming formulation is first built to produce an optimal SLC/MLC SPM partition and data allocation. In addition, a corresponding approximation algorithm is proposed to achieve near-optimal results in polynomial time. Finally, the experimental results show that the proposed technique can effectively improve the system performance and reduce the energy consumption.

[1]  Liang Shi,et al.  Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  Yiran Chen,et al.  A Time, Energy, and Area Efficient Domain Wall Memory-Based SPM for Embedded Systems , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Lin Wu,et al.  BOSS: An Efficient Data Distribution Strategy for Object Storage Systems With Hybrid Devices , 2017, IEEE Access.

[4]  Yiran Chen,et al.  Modeling of biaxial magnetic tunneling junction for multi-level cell STT-RAM realization , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  Shin-Dug Kim,et al.  Data Classification Management with its Interfacing Structure for Hybrid SLC/MLC PRAM Main Memory , 2015, Comput. J..

[6]  Zhu Wang,et al.  WCET-Aware Energy-Efficient Data Allocation on Scratchpad Memory for Real-Time Embedded Systems , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Ronald F. Demara,et al.  Read-Tuned STT-RAM and eDRAM Cache Hierarchies for Throughput and Energy Optimization , 2018, IEEE Access.

[8]  Tao Li,et al.  Leveraging phase change memory to achieve efficient virtual machine execution , 2013, VEE '13.

[9]  Kenli Li,et al.  Energy Optimization for Data Allocation With Hybrid SRAM+NVM SPM , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Alireza Ejlali,et al.  Exploiting Approximate MLC-PCM in Low-Power Embedded Systems , 2018, ACM Trans. Embed. Comput. Syst..

[11]  Chun Jason Xue,et al.  SLC-enabled wear leveling for MLC PCM considering process variation , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Yanqin Yang,et al.  Efficient Task Assignment and Scheduling on MPSOC with STT-RAM Based Hybrid SPMs Considering Data Allocation , 2017, 2017 IEEE International Symposium on Parallel and Distributed Processing with Applications and 2017 IEEE International Conference on Ubiquitous Computing and Communications (ISPA/IUCC).

[13]  Hamid Sarbazi-Azad,et al.  Improving MLC PCM Performance through Relaxed Write and Read for Intermediate Resistance Levels , 2018, ACM Trans. Archit. Code Optim..

[14]  Mahmut T. Kandemir,et al.  Volatile STT-RAM Scratchpad Design and Data Allocation for Low Energy , 2014, ACM Trans. Archit. Code Optim..

[15]  Wei Zhang,et al.  Reducing cache leakage energy for hybrid SPM-cache architectures , 2014, 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES).

[16]  Keke Gai,et al.  Phase-Change Memory Optimization for Green Cloud with Genetic Algorithm , 2015, IEEE Transactions on Computers.

[17]  Yuan Xie,et al.  AdaMS: Adaptive MLC/SLC phase-change memory design for file storage , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[18]  Onur Mutlu,et al.  Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.

[19]  M. B. Ghaznavi-Ghoushchi,et al.  An RRAM-based MLC design approach , 2017, Microelectron. J..

[20]  Leon O. Chua,et al.  A New Circuit for Emulating Memristors Using Inductive Coupling , 2017, IEEE Access.

[21]  Edwin Hsing-Mean Sha,et al.  Efficient task assignment and scheduling for MPSoC DSPS with VS-SPM considering concurrent accesses through data allocation , 2013, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing.

[22]  David Broman,et al.  WCET-Aware Function-Level Dynamic Code Management on Scratchpad Memory , 2017, ACM Trans. Embed. Comput. Syst..

[23]  Xin Li,et al.  Energy-aware morphable cache management for self-powered non-volatile processors , 2017, 2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA).

[24]  Edwin Hsing-Mean Sha,et al.  Morphable Resistive Memory Optimization for Mobile Virtualization , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Qiao Li,et al.  Energy, latency, and lifetime improvements in MLC NVM with enhanced WOM code , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[26]  Zhu Wang,et al.  Endurance-Aware Allocation of Data Variables on NVM-Based Scratchpad Memory in Real-Time Embedded Systems , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Wei-Che Tseng,et al.  Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[28]  Renhai Chen,et al.  Emerging NVM: A Survey on Architectural Integration and Research Challenges , 2017, TODE.

[29]  Wei-Che Tseng,et al.  Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors , 2014, ACM Trans. Embed. Comput. Syst..

[30]  Moinuddin K. Qureshi,et al.  Morphable memory system: a robust architecture for exploiting multi-level phase change memories , 2010, ISCA.