Key process development on 300mm wafer for 2.5D/3D integration

2.5D/3D integration has been attracting both academic and industry interests for extending the Moore's Low in recent years and several products using such technology have been emerged. This paper introduces the development progress of key process modules for 2.5D/3D IC integration on our 300mm platform. Experiment results for high aspect ratio TSV formation, fine-pitch RDL & bumping, low cost backside TSV revealing, and wafer level conductive bonding are given. The application of 2.5D/3D TSV integration is also discussed.

[1]  Jaejin Lee,et al.  25.2 A 1.2V 8Gb 8-channel 128GB/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I/O test methods using 29nm process and TSV , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Hiroshi Takahashi,et al.  A 1/4-inch 8Mpixel back-illuminated stacked CMOS image sensor , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Anthony Collins,et al.  A Heterogeneous 3D-IC Consisting of Two 28 nm FPGA Die and 32 Reconfigurable High-Performance Data Converters , 2014, IEEE Journal of Solid-State Circuits.

[4]  Anna W. Topol,et al.  Structure, Design and Process Control for Cu Bonded Interconnects in 3D Integrated Circuits , 2006, 2006 International Electron Devices Meeting.