A dynamic power programmable 10-bit 20-MS/s pipeline ADC for ISM band wireless communication

This paper presents a 10-bit 20MS/s pipeline analog-to-digital converter implemented in 0.18 μ m CMOS technology with dynamic programmable power consumption. The proposed pipeline ADC achieves a typical performance of 58.47dB SNDR and 61.48dB SFDR with a minimum power dissipation of 5mW. Circuit techniques such as dynamic comparators, stage capacitor scaling and a novel dynamic programmable power switcher have been used to achieve this level of power consumption.

[1]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[2]  Boris Murmann,et al.  A/D converter trends: Power dissipation, scaling and digitally assisted architectures , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[3]  P.J. Hurst,et al.  A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.

[4]  S. Okwit,et al.  ON SOLID-STATE CIRCUITS. , 1963 .

[5]  Borivoje Nikolic,et al.  Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.