A novel methodology for statistical parameter extraction

IC manufacturing process variations are typically expressed in terms of joint probability density functions (jpdf's) or as worst case combinations/corners of the device model parameters. However, since device models can only provide approximations to actual device behavior, the difference between the two being the modelling error only a part of the measured variation in device behavior can be modelled using device model parameter variations and the remaining appears as modelling error variation. In this paper we present a novel statistical parameter extraction methodology that accounts for the effect of modelling error on device model parameter statistics and can be used to quantify the statistical suitability of conventional MOS device models.

[1]  Ping Yang,et al.  Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits , 1983, 1983 International Electron Devices Meeting.

[2]  Mohammed Ismail,et al.  Statistical modeling of device mismatch for analog MOS integrated circuits , 1992 .

[3]  Alan Mathewson,et al.  MOSFET statistical parameter extraction using multivariate statistics , 1990, Proceedings of the 1991 International Conference on Microelectronic Test Structures.

[4]  Andrzej J. Strojwas,et al.  VLSI Yield Prediction and Estimation: A Unified Framework , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  E. Felt,et al.  Measurement And Modeling Of MOS Transistor Current Mismatch In Analog IC's , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[6]  K. Krishna,et al.  Optimization Of Parametric Yield: A Tutorial , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[7]  Philip E. Gill,et al.  Practical optimization , 1981 .

[8]  Peter Feldmann,et al.  OPTIMIZATION OF PARAMETRIC YIELD: A TUTORIAL , 1992 .