DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communications Applications

The development of current and future broadband access techniques into the wireless domain introduces new and flexible network architectures with difficult and interesting challenges, e. g. access mechanisms, energy conservation, error rate, transmission speed characteristics of the wireless links and mobility aspects. This paper discusses first the major challenges in hardware architecture design of reconfigurable system-on-a-chip solutions for the digital baseband processing in future mobile radio devices. The focus of the paper is the introduction of a new dynamically reconfigurable hardware architecture tailored to this application area. Its performance issues and potential are discussed by the implementation of a flexible and computation-intensive component of future mobile terminals.

[1]  Bruno Haller,et al.  ASIC implementation of a direct-sequence spread-spectrum RAKE-receiver , 1994, Proceedings of IEEE Vehicular Technology Conference (VTC).

[2]  P.M. Athanas,et al.  Real-Time Image Processing on a Custom Computing Platform , 1995, Computer.

[3]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[4]  Leonard E. Miller,et al.  NASA systems engineering handbook , 1995 .

[5]  Gregory Ray Goslin,et al.  Guide to using field programmable gate arrays (FPGAs) for application-specific digital signal processing performance , 1996, Other Conferences.

[6]  Ramjee Prasad,et al.  Wideband CDMA For Third Generation Mobile Communications: Universal Personal Communications , 1998 .

[7]  Ramjee Prasad,et al.  Wideband CDMA for third generation mobile communications , 1998 .

[8]  H. Erben,et al.  Advanced software radio architecture for 3rd generation mobile systems , 1998, VTC '98. 48th IEEE Vehicular Technology Conference. Pathway to Global Wireless Revolution (Cat. No.98CH36151).

[9]  Perspectives of Reconfigurable Computing in Research, Industry and Education , 1998, FPL.

[10]  Zoran Zvonar,et al.  Recent developments in enabling technologies for software defined radio , 1999, IEEE Commun. Mag..

[11]  R. Hartenstein,et al.  KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array architectures , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[12]  Hung-Yu Li,et al.  Low-power embedded SRAM with the current-mode write technique , 2000, IEEE Journal of Solid-State Circuits.

[13]  Jürgen Becker,et al.  Fast Communication Mechanisms in Coarse-grained Dynamically Reconfigurable Array Architectures , 2000, PDPTA.

[14]  Reiner W. Hartenstein,et al.  KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array , 2000, ASP-DAC.

[15]  Jürgen Becker,et al.  Simulation and rapid prototyping of flexible systems-on-a-chip for future mobile communication applications , 2000, Proceedings 11th International Workshop on Rapid System Prototyping. RSP 2000. Shortening the Path from Specification to Prototype (Cat. No.PR00668).

[16]  Jürgen Becker,et al.  Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).