Simulation study on comparison between metal gate and polysilicon gate for sub-quarter-micron MOSFETs
暂无分享,去创建一个
S. Satoh | T. Oishi | S. Satoh | Y. Tokuda | T. Oishi | Y. Abe | K. Shiozawa | Y. Abe | Y. Tokuda | K. Shiozawa
[1] A. Chatterjee,et al. Feasibility of using W/TiN as metal gate for conventional 0.13 /spl mu/m CMOS technology and beyond , 1997, International Electron Devices Meeting. IEDM Technical Digest.
[2] Ih-Chin Chen,et al. Scalning to a 1.0V-1.5V, sub 0.1um Gate Length CMOS Technology: Perspective and Challanges , 1998 .
[3] A. Megdanis,et al. Sputtered tungsten for deep submicroncomplementary metal-oxide-semiconductor technology , 1990 .
[4] Toru Toyabe,et al. Short-channel-effect-suppressed sub-0.1-/spl mu/m grooved-gate MOSFET's with W gate , 1995 .
[5] J.K. Park,et al. Tungsten silicide/titanium nitride compound gate for submicron CMOSFET , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.
[6] G.J. Hu,et al. Design tradeoffs between surface and buried-channel FET's , 1985, IEEE Transactions on Electron Devices.
[7] H. Wong,et al. CMOS scaling into the nanometer regime , 1997, Proc. IEEE.
[8] I. Chen,et al. A 0.10 /spl mu/m gate length CMOS technology with 30 /spl Aring/ gate dielectric for 1.0 V-1.5 V applications , 1997, International Electron Devices Meeting. IEDM Technical Digest.