Thermal Via Allocation for 3-D ICs Considering Temporally and Spatially Variant Thermal Power