Coarse-grained simulation method for performance evaluation a of shared memory system

We propose a coarse-grained simulation method which takes the effect of memory access contention into account. The method can be used for the evaluation of the execution time of an application program during the system architecture design in an early phase of development. In this phase, information about memory access timings is usually not available. Our method uses a statistical approximation of the memory access timings to estimate their influences on the execution time. We report a preliminary verification of our simulation method by comparing it with an experimental result from an image processing application on a dual-core PC. We find an error of the order of 3 percents on the execution time.

[1]  Matthias Gries,et al.  Methods for evaluating and covering the design space during early design development , 2004, Integr..

[2]  Nobuyuki Ohba,et al.  Hardware debugging method based on signal transitions and transactions , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[3]  G. Amdhal,et al.  Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).

[4]  Pierre Boulet,et al.  Gaspard2: from MARTE to SystemC Simulation , 2008 .

[5]  Paola Inverardi,et al.  Model-based performance prediction in software development: a survey , 2004, IEEE Transactions on Software Engineering.

[6]  Robert J. Fowler,et al.  MINT: a front end for efficient simulation of shared-memory multiprocessors , 1994, Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems.

[7]  Simonetta Balsamo,et al.  Performance evaluation of UML software architectures with multiclass Queueing Network models , 2005, WOSP '05.

[8]  David A. Patterson,et al.  Computer Architecture, Fifth Edition: A Quantitative Approach , 2011 .

[9]  Guy Gogniat,et al.  A co-design approach for embedded system modeling and code generation with UML and MARTE , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[10]  Vittorio Cortellessa,et al.  Integrating Software Models and Platform Models for Performance Analysis , 2007, IEEE Transactions on Software Engineering.

[11]  Todd M. Austin,et al.  SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.

[12]  Trevor N. Mudge,et al.  Trace-driven memory simulation: a survey , 1997, CSUR.

[13]  Yoshifumi Sakamoto,et al.  A modeling method by eliminating execution traces for performance evaluation , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[14]  John P. Hayes,et al.  Analysis of Multiple-Bus Interconnection Networks , 1986, J. Parallel Distributed Comput..