Partitioned bus-invert coding for power consumption optimization of data bus

For VLSI design in deep submicron technology, the bus energy reduction becomes more and more important. In this paper, we modify the bus-invert coding method to maximize the power consumption reduction of data bus. Unlike the conventional scheme in which the whole bus lines are considered for bus-invert coding, our scheme partitions the bus lines into several sub-buses and each partitioned sub-bus is coded independently by bus-invert coding method. For an 8-bit data bus the bus-invert coding method can reduce at least 25% power consumption, while the traditional bus-invert method is 18.75 %.

[1]  Chi-Ying Tsui,et al.  Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.

[2]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Luca Benini,et al.  Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.

[4]  Taewhan Kim,et al.  Bus-invert coding for low-power I/O - a decomposition approach , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[5]  Kiyoung Choi,et al.  Partial bus-invert coding for power optimization of application-specific systems , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Jia-Hung Lin,et al.  Serial Low Power Bus Coding for VLSI , 2006, 2006 International Conference on Communications, Circuits and Systems.

[7]  Hui Guo,et al.  A segmental bus-invert coding method for instruction memory data bus power efficiency , 2009, 2009 IEEE International Symposium on Circuits and Systems.