A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates

In this paper, a new charging scheme for reducing the power consumption of dynamic circuits is presented. The proposed technique is suitable for large fan-in gates where the dynamic node discharges frequently. Simulation results demonstrate that the proposed method is efficiently controlling the internal voltage swing and hence decreasing the power consumption of the wide fan-in OR gate without sacrificing other circuit parameters such as gate speed, area or noise immunity. The power-delay product of a simulated 8-input OR gate is reduced by 46%, compared to its conventional dynamic counterpart in the 90nm CMOS technology. Another important benefit of the proposed approach is 99X reduction in power dissipation of the gate load by limiting its switching activity. Furthermore, the delay of the proposed circuit experiences only 0.94% variation over 10% fluctuation in the threshold voltages of all transistors for a 32-bit OR gate. Using the proposed technique, a 40-bit tag comparator is simulated at 1GHz clock frequency. The power consumption of the designed circuit is as low as 1.987?W/MHz, while the delay and unity noise gain (UNG) of the circuit are 244ps and 499mV, respectively. A new technique called MCSD is presented for reducing the power consumption of wide fan-in dynamic OR circuits.It has shown that in modern technology nodes using the MCSD technique, the power consumption of the OR gates can be effectively reduced without sacrificing other circuit parameters.An important benefit of the proposed approach is 98.7X reduction in power consumption of the gate load by limiting its switching activity.Using the proposed technique, a 40-bit Tag Compotator is designed that its power-delay product is reduced approximately by 49.4%.

[1]  Ali Peiravi,et al.  Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates , 2012, Integr..

[2]  Elena I. Vatajelu,et al.  Domino logic designs for high-performance and leakage-tolerant applications , 2013, Integr..

[3]  Ali Peiravi,et al.  Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  F. Moradi,et al.  An Improved Noise-Tolerant Domino Logic Circuit for High Fan-in Gates , 2005, 2005 International Conference on Microelectronics.

[5]  Wei Hwang,et al.  Noise-tolerant XOR-based conditional keeper for high fan-in dynamic circuits , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  Massimo Alioto,et al.  Understanding the Effect of Process Variations on the Delay of Static and Domino Logic , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Oguz Ergin,et al.  Using tag-match comparators for detecting soft errors , 2007, IEEE Computer Architecture Letters.

[8]  Eby G. Friedman,et al.  Domino logic with variable threshold voltage keeper , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Ali Peiravi,et al.  Leakage Tolerant, Noise Immune Domino Logic for Circuit Design in the Ultra Deep Submicron CMOS Technology for High Fan-in Gates , 2009 .

[10]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[11]  Peter Petrov,et al.  Tag compression for low power in dynamically customizable embedded processors , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Mohammad Asyaei,et al.  A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology , 2015, Integr..

[13]  D.T. Wisland,et al.  High speed and leakage-tolerant domino circuits for high fan-in applications in 70nm CMOS technology , 2008, 2008 7th International Caribbean Conference on Devices, Circuits and Systems.

[14]  Lee-Sup Kim,et al.  A high performance low power dynamic PLA with conditional evaluation scheme , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[15]  P.R. Kinget.  Device mismatch and tradeoffs in the design of analog circuits , 2005, IEEE Journal of Solid-State Circuits.

[16]  P. Corsonello,et al.  High-performance noise-tolerant circuit techniques for CMOS dynamic logic , 2008, IET Circuits Devices Syst..

[17]  K. Soumyanath,et al.  A 130-nm 6-GHz 256 × 32 bit leakage-tolerant register file , 2002, IEEE J. Solid State Circuits.

[18]  Manoj Sachdev,et al.  A leakage tolerant energy efficient wide domino circuit technique , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[19]  Magdy A. Bayoumi,et al.  Single-Phase SP-Domino: A Limited-Switching Dynamic Circuit Technique for Low-Power Wide Fan-in Logic Gates , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Sun Hui,et al.  A 1.8-V 64-kb four-way set-associative CMOS cache memory using fast sense amplifier and split dynamic tag comparators , 2003, ASICON 2003.

[21]  Koichiro Ishibashi,et al.  A 1-V, 100-MHz, 10-mW cache using a separated bit-line memory hierarchy architecture and domino tag comparators , 1996 .

[22]  Ali Peiravi,et al.  Low power wide gates for modern power efficient processors , 2014, Integr..

[23]  Jae-Joon Kim,et al.  A leakage tolerant high fan-in dynamic circuit design technique , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[24]  Sung-Mo Kang,et al.  Low-swing clock domino logic incorporating dual supply and dual threshold voltages , 2002, DAC '02.

[25]  Yiorgos Tsiatouhas,et al.  The use of pre-evaluation phase in dynamic CMOS logic , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[26]  Ivan S. Kourtev,et al.  Reduced dynamic swing domino logic , 2003, GLSVLSI '03.

[27]  Gürhan Küçük,et al.  Energy-efficient issue queue design , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[28]  Mohamed I. Elmasry,et al.  Comparative Analysis of Timing Yield Improvement under Process Variations of Flip-Flops Circuits , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[29]  Atila Alvandpour,et al.  A 130-nm 6-GHz 256 /spl times/ 32 bit leakage-tolerant register file , 2002 .

[30]  Marco Lanuzza,et al.  Analyzing noise robustness of wide fan-in dynamic logic gates under process variations , 2014, Int. J. Circuit Theory Appl..

[31]  Kaushik Roy,et al.  Fast Tag Comparator Using Diode Partitioned Domino for 64-bit Microprocessors , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  Mohamed I. Elmasry,et al.  Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[33]  Kaushik Roy,et al.  Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  Zhiyu Liu,et al.  High speed low swing dynamic circuits with multiple supply and threshold voltages , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[35]  Majid Ahmadi,et al.  Low power high performance keeper technique for high fan-in dynamic gates , 2009, 2009 European Conference on Circuit Theory and Design.

[36]  Farshad Moradi,et al.  A high speed and leakage-tolerant domino logic for high fan-in gates , 2005, ACM Great Lakes Symposium on VLSI.

[37]  Pinaki Mazumder,et al.  On circuit techniques to improve noise immunity of CMOS dynamic logic , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[38]  Chung-Hsun Huang,et al.  Adaptive Pseudo Dual Keeper for Wide Fan-In Dynamic Circuits , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[39]  K. Mai,et al.  Architecture and circuit techniques for a 1.1-GHz 16-kb reconfigurable memory in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.