Capacitance Mismatch Evaluation for Low-power Pipeline ADC Design

It is known that the capacitance mismatch affects the nonlinearity of pipeline analog-to-digital converters (ADCs) and that larger capacitances tend to have a smaller mismatch. On the other hand, small capacitances are desirable because they reduce the current consumption. Therefore, to achieve a low-power, high-resolution ADC, it is necessary to perform capacitance mismatch evaluation and determine the appropriate capacitance.In this letter, a method for capacitance-mismatch measurement and the experimental results are described. The measurement results show that the mismatch is sufficiently small at the capacitance determined based on the noise requirement for 0.13-µm CMOS ADCs.

[1]  S. Winters,et al.  A differential floating gate capacitance mismatch measurement technique , 2000, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095).

[2]  D. Sealer,et al.  Precision Capacitor Ratio Measurement Technique for Integrated Circuit Capacitor Arrays , 1979, IEEE Transactions on Instrumentation and Measurement.

[3]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[4]  Kwang Young Kim,et al.  A 10-b, 100-MS/s CMOS A/D converter , 1997 .

[5]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.