A 1.2V 55mW 12bits self-calibrated dual-residue analog to digital converter in 90 nm CMOS

This paper reports design, optimization, efficiency and measurement results of the 12 bits dual-residue multi-step A/D converter. The calibration procedure based on the steepest-descent estimation method is enhanced with dedicated embedded sensors, which register on-chip process parameter and temperature variations. The prototype A/D converter with performance of 68.6 dB SNDR, 70.3 dB SNR, 78.1 dB SFDR, 11.1 ENOB at 60 MS/s has been fabricated in standard single poly, six metal 90 nm CMOS, consumes only 55 mW and measures 0.75 mm2. The on-chip calibration logic occupies an area of 0.14 mm2 and consumes 11 mW of power.

[1]  K. Lever,et al.  Improved error-table compensation of A/D converters , 1997 .

[2]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[3]  M. Waltari,et al.  A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[4]  P.J. Hurst,et al.  Nested Digital Background Calibration of a 12-bit Pipelined ADC Without an Input SHA , 2009, IEEE Journal of Solid-State Circuits.

[5]  Shanthi Pavan,et al.  A Dual-Mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D Converter in a 0.25- m Digital CMOS Process , 2000 .

[6]  Seung-Hoon Lee,et al.  A 12 bit 50 MS/s CMOS Nyquist A/D Converter With a Fully Differential Class-AB Switched Op-Amp , 2010, IEEE Journal of Solid-State Circuits.

[7]  M. Vertregt,et al.  A 1.35 GS/s, 10b, 175 mW time-interleaved AD converter in 0.13 μm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[8]  M. Nagata,et al.  On-Chip Analog Circuit Diagnosis in Systems-on-Chip Integration , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[9]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .

[10]  Bram Nauta,et al.  A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter , 1995 .

[11]  M. Wolfe,et al.  A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25-/spl mu/m digital CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[12]  Raf Roovers,et al.  12-B, 60-MSample/S cascaded folding and interpolating ADC , 1999 .

[13]  Bram Nauta,et al.  A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[14]  Ian Galton,et al.  A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.

[15]  S. Thomas Alexander,et al.  Adaptive Signal Processing , 1986, Texts and Monographs in Computer Science.

[16]  Pasquale Daponte,et al.  Influence of the architecture on ADC error modeling , 1999, IEEE Trans. Instrum. Meas..

[17]  Ian Galton,et al.  A 130mW 100MS/s pipelined ADC with 69dB SNDR enabled by digital harmonic distortion correction , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[18]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[19]  Seung-Hoon Lee,et al.  A 1.2-V 12-b 120-MS/s SHA-Free Dual-Channel Nyquist ADC Based on Midcode Calibration , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  A. Annema,et al.  A 1-V 15µW high-precision temperature switch , 2001 .

[21]  D. M. Hummels,et al.  Analog-to-digital converter error diagnosis , 1996, Quality Measurement: The Indispensable Bridge between Theory and Reality (No Measurements? No Science! Joint Conference - 1996: IEEE Instrumentation and Measurement Technology Conference and IMEKO Tec.

[22]  Mikael Skoglund,et al.  A calibration scheme for imperfect quantizers , 2000, IEEE Trans. Instrum. Meas..

[23]  Jan Van der Spiegel,et al.  Background Calibration With Piecewise Linearized Error Model for CMOS Pipeline A/D Converter , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Masao Nakaya,et al.  An 8-bit high-speed CMOS A/D converter , 1986 .

[25]  A. Zjajo,et al.  DfT for full accessibility of multi-step analog to digital converters , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[26]  Robert M. R. Neff,et al.  A 4 Gsample/s 8b ADC in 0.35 μm CMOS , 2002 .

[27]  S. Hisano,et al.  A two-residue architecture for multistage ADCs , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[28]  A. Yukawa,et al.  A CMOS 8-Bit High-Speed A/D Converter IC , 1984, IEEE Journal of Solid-State Circuits.

[29]  R. Roovers,et al.  A 12 b 50 M sample/s cascaded folding and interpolating ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[30]  John E. Dennis,et al.  Numerical methods for unconstrained optimization and nonlinear equations , 1983, Prentice Hall series in computational mathematics.

[31]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[32]  Mani Soma,et al.  A fault diagnosis technique for flash ADC's , 1996 .

[33]  M. Pelgrom,et al.  Monitors for a signal integrity measurement system , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[34]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .