Using the KressArray for reconfigurable computing

Multimedia applications commonly require high computation power mostly in conjunction with high data throughput. As an additional challenge, such applications are increasingly used in handheld devices, where also small package outlines and low power aspects are important. Many research approaches have shown, that accelerators based on reconfigurable hardware can satisfy those performance demands. Most of these approaches use commercial fine- grained FPGAs to implement reconfigurable accelerators. However, it has shown, that these devices are not always well suited for reconfigurable computing. The drawbacks here are the area-inefficiency and the insufficiency of the available design-tools. Besides the fine-grained FPGAs, coarse-grained reconfigurable architectures have been developed, which are more area efficient and better suited for computational purposes. In this paper, an implementation of such an architecture, the KressArray, is introduced and its use in the Map-oriented Machine with Parallel Data Access (MoM-PDA) is shown. The MoM-PDA is an FPGA-based custom computing machine, which is able to perform concurrent memory accesses by means of a dedicated memory organization scheme. The benefits of this architecture are illustrated by an application example.

[1]  Jürgen Becker,et al.  A two-level co-design framework for Xputer-based data-driven reconfigurable accelerators , 1997, Proceedings of the Thirtieth Hawaii International Conference on System Sciences.

[2]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[3]  Micron Europe Ltd.  Reduced DRAM cycle times with extended data-out , 1996, Microprocess. Microsystems.

[4]  Jürgen Becker.  A partitioning compiler for computers with Xputer-based accelerators , 1997 .

[5]  Jürgen Becker,et al.  A novel sequencer hardware for application specific computing , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.

[6]  Kai Hwang,et al.  Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.

[7]  Reiner W. Hartenstein,et al.  A general approach in system design integrating reconfigurable accelerators , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

[8]  Paul Budnik,et al.  The Organization and Use of Parallel Memories , 1971, IEEE Transactions on Computers.

[9]  Karin Schmidt.  A program partitioning, restructuring, and mapping method for Xputers , 1995 .

[10]  Reiner W. Hartenstein,et al.  Exploiting Contemporary Memory Techniques in Reconfigurable Accelerators , 1998, FPL.

[11]  José Rolim,et al.  Parallel and distributed processing : 10 IPPS/SPDP'98 Workshops held in conjunction with the 12th International Parallel Processing Symposium and 9th Symposium on Parallel and Distrubuted Processing, Orlando, Florida, USA, March 30-April 3, 1998, proceedings , 1998 .

[12]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[13]  Rainer Kress,et al.  A fast reconfigurable ALU for Xputers , 1996 .

[14]  Jürgen Becker,et al.  A Novel Universal Sequencer Hardware , 1997, ARCS.

[15]  Reiner W. Hartenstein,et al.  A Novel Paradigm of Parallel Computation and its Use to Implement Simple High Performance Hardware , 1990, CONPAR.

[16]  Reiner W. Hartenstein,et al.  On Reconfigurable Co-processing Units , 1998, IPPS/SPDP Workshops.

[17]  Reiner W. Hartenstein,et al.  A datapath synthesis system for the reconfigurable datapath architecture , 1995, ASP-DAC '95.

[18]  Reiner W. Hartenstein,et al.  Parallelization in Co-Compilation for Configurable Accelerators. , 1998 .

[19]  Reiner W. Hartenstein,et al.  A novel paradigm of parallel computation and its use to implement simple high-performance hardware , 1992, Future Gener. Comput. Syst..

[20]  Reiner W. Hartenstein,et al.  Designing for Xilinx XC6200 FPGAs , 1998, FPL.