Mechanism of negative bias temperature instability in CMOS devices: degradation, recovery and impact of nitrogen

NBTI mechanism is discussed for a wide range of stress conditions. Conditions for interface and bulk-trap generation are shown. The bias, time and temperature dependence of interface-trap buildup and recovery are discussed using the framework of the R-D model. The AC frequency dependence and impact of gate oxide nitridation are also discussed.

[1]  Karl Goser,et al.  On the degradation of p-MOSFETs in analog and RF circuits under inhomogeneous negative bias temperature stress , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[2]  D. Kwong,et al.  Dynamic NBTI of PMOS transistors and its impact on device lifetime , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[3]  S. Mahapatra,et al.  A predictive reliability model for PMOS bias temperature degradation , 2002, Digest. International Electron Devices Meeting,.

[4]  T. Yamamoto,et al.  A new degradation mode of scaled p/sup +/ polysilicon gate pMOSFETs induced by bias temperature (BT) instability , 1995, Proceedings of International Electron Devices Meeting.

[5]  M. L. Reed,et al.  Chemistry of Si‐SiO2 interface trap annealing , 1988 .

[6]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .