FPGA-based Binocular Image Feature Extraction and Matching System

Image feature extraction and matching is a fundamental but computation intensive task in machine vision. This paper proposes a novel FPGA-based embedded system to accelerate feature extraction and matching. It implements SURF feature point detection and BRIEF feature descriptor construction and matching. For binocular stereo vision, feature matching includes both tracking matching and stereo matching, which simultaneously provide feature point correspondences and parallax information. Our system is evaluated on a ZYNQ XC7Z045 FPGA. The result demonstrates that it can process binocular video data at a high frame rate (640 x 480 @ 162fps). Moreover, an extensive test proves our system has robustness for image compression, blurring and illumination.

[1]  David R. Kaeli,et al.  Analyzing program flow within a many-kernel OpenCL application , 2011, GPGPU-4.

[2]  Dah-Jye Lee,et al.  The Nature-Inspired BASIS Feature Descriptor for UAV Imagery and Its Hardware Implementation , 2013, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Cordelia Schmid,et al.  A performance evaluation of local descriptors , 2005, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[4]  Gary R. Bradski,et al.  ORB: An efficient alternative to SIFT or SURF , 2011, 2011 International Conference on Computer Vision.

[5]  Chenchen Deng,et al.  SURFEX: A 57fps 1080P resolution 220mW silicon implementation for simplified speeded-up robust feature with 65nm process , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[6]  Christopher G. Harris,et al.  A Combined Corner and Edge Detector , 1988, Alvey Vision Conference.

[7]  Tom Drummond,et al.  Machine Learning for High-Speed Corner Detection , 2006, ECCV.

[8]  Renaud Keriven,et al.  GPU-boosted online image matching , 2008, ICPR.

[9]  S. Nedevschi,et al.  LUT-based Image Rectification Module Implemented in FPGA , 2007, 2007 IEEE International Conference on Intelligent Computer Communication and Processing.

[10]  George A. Constantinides,et al.  A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection , 2008, IEEE Transactions on Circuits and Systems for Video Technology.

[11]  Jiri Matas,et al.  Optimal Randomized RANSAC , 2008, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[12]  Luc Van Gool,et al.  Speeded-Up Robust Features (SURF) , 2008, Comput. Vis. Image Underst..

[13]  Klaus D. McDonald-Maier,et al.  Integral Images: Efficient Algorithms for Their Computation and Storage in Resource-Constrained Embedded Vision Systems , 2015, Sensors.

[14]  Vincent Lepetit,et al.  BRIEF: Binary Robust Independent Elementary Features , 2010, ECCV.

[15]  Alan D. George,et al.  A power-efficient real-time architecture for SURF feature extraction , 2014, 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14).

[16]  Binoy Pinto,et al.  Speeded Up Robust Features , 2011 .

[17]  Jan Faigl,et al.  Real-Time FPGA-Based Detection of Speeded-Up Robust Features Using Separable Convolution , 2018, IEEE Transactions on Industrial Informatics.

[18]  Zhiguo Cao,et al.  An Embedded System-on-Chip Architecture for Real-time Visual Detection and Matching , 2014, IEEE Transactions on Circuits and Systems for Video Technology.

[19]  Yu Wang,et al.  SRI-SURF: A better SURF powered by scaled-RAM interpolator on FPGA , 2016, 2016 26th International Conference on Field Programmable Logic and Applications (FPL).

[20]  Adam Schmidt,et al.  A High-Performance FPGA-Based Image Feature Detector and Matcher Based on the FAST and BRIEF Algorithms , 2015 .

[21]  Manolis I. A. Lourakis,et al.  HW/SW Codesign and FPGA Acceleration of Visual Odometry Algorithms for Rover Navigation on Mars , 2016, IEEE Transactions on Circuits and Systems for Video Technology.

[22]  Hoon Heo,et al.  FPGA based implementation of FAST and BRIEF algorithm for object recognition , 2013, 2013 IEEE International Conference of IEEE Region 10 (TENCON 2013).

[23]  Richard Szeliski,et al.  High-accuracy stereo depth maps using structured light , 2003, 2003 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 2003. Proceedings..

[24]  G LoweDavid,et al.  Distinctive Image Features from Scale-Invariant Keypoints , 2004 .