Engineering aspects of multi-valued logic systems

We live in a binary world of computers, accepting the inevitability of dealing with strings of O's and l's, simply because this is dictated by the two-valued nature of switching primitives which make up the machines. Yet there is little doubt that most of us would prefer decimal machines if they were available. Present technology is unlikely to result in such machines in the near future, at least not the kind where basic building blocks are inherently 10-valued. However, this does not mean that the binary approach must continue to be the only alternative. Considerable advantages may be gained by considering higher-radix systems, even if decimal schemes are presently out of reach.

[1]  Leo Sintonen On the Realization of Functions in N-Valued Logic , 1972, IEEE Transactions on Computers.

[2]  R. A. Henle A multistable transistor circuit , 1955, Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics.

[3]  F. G. Heath,et al.  Semiconductor circuits for ternary logic , 1962 .

[4]  Forrest Salter A Ternary Memory Element Using a Tunnel Diode , 1964, IEEE Trans. Electron. Comput..

[5]  Ryoichi Mori On an extended threshold logic as a unit cell of array logics , .

[6]  H. Dunderdale Current-mode circuits for ternary-logic realisation , 1969 .

[7]  D. I. Porat,et al.  Three-valued digital systems , 1969 .

[8]  H. Dunderdale,et al.  Current-mode circuits for the unary functions of a ternary variable , 1970 .

[9]  Arthur V. Pohm,et al.  Some Applications of Magnetic Film Parametrons as Logical Devices , 1960, IRE Trans. Electron. Comput..

[10]  Daniel Hampel MultiFunction Threshold Gates , 1973, IEEE Transactions on Computers.

[11]  Jorge Santos,et al.  A Ternary Storage Element Using a Conventional Ferrite Core , 1965, IEEE Trans. Electron. Comput..

[12]  Zvonko G. Vranesic,et al.  Ternary logic in parallel multipliers , 1972, Comput. J..

[13]  Donald D. Givone,et al.  A Minimization Technique for Multiple-Valued Logic Systems , 1968, IEEE Transactions on Computers.

[14]  Stephen Y. H. Su,et al.  Computer Minimization of Multivalued Switching Functions , 1972, IEEE Transactions on Computers.

[15]  Jorge Santos,et al.  A Cyclic Algebra for the Synthesis of Ternary Digital Systems , 1970, IEEE Transactions on Computers.

[16]  M. Yoeli,et al.  Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..

[17]  M. Yoeli,et al.  Ternary arithmetic unit , 1968 .

[18]  Michael Yoeli NON-BINARY SWITCHING THEORY. , 1968 .

[19]  Zvonko G. Vranesic,et al.  A Many-Valued Algebra for Switching Systems , 1970, IEEE Transactions on Computers.

[20]  Hector Arango,et al.  On the Analysis and Synthesis of Three-Valued Digital Systems , 1899 .