Failure mechanism for input buffer under CDM test
暂无分享,去创建一个
Jian-Hsing Lee | Chenhsin Lien | Kuo-Hsuan Lo | Chung-Yu Hung | Hung-Der Su | Tzu-Cheng Kao | Chien-Wei Chiu | Wu-Te Weng
[1] J. R. Shih,et al. The failure mechanism re-investigation Of ESD device on EPI wafer , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).
[2] Wolfgang Stadler,et al. CDM tests on interface test chips for the verification of ESD protection concepts , 2007 .
[3] Jian-Hsing Lee,et al. The study of sensitive circuit and layout for CDM improvement , 2009, 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.
[4] Bonnie E. Weir,et al. Gate dielectric breakdown in the time-scale of ESD events , 2005, Microelectron. Reliab..