A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension