An Integrated Platform for Heterogeneous Reconfigurable Computing

To our knowledge, it is the first time that a project creates a set of high level tools allowing to program different kind of reconfigurable units assembled in a System on Chip. This paper explains the general ideas followed to provide a software centric execution model, and techniques used to build a new framework open to various languages and technologies. Assessment of the framework will be achieved on a set of state of the art tools from industry and academy, applied to an heterogeneous multi-purpose reconfigurable circuit (MORPHEUS Project).

[1]  Ramesh Pyndiah,et al.  Near optimum decoding of product codes , 1994, 1994 IEEE GLOBECOM. Communications: The Global Bridge.

[2]  Bill Lin,et al.  Software synthesis of process-based concurrent programs , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[3]  Ramesh Pyndiah,et al.  Performance and complexity of block turbo decoder circuits , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[4]  Stamatis Vassiliadis,et al.  The Molen compiler for reconfigurable processors , 2007, TECS.

[5]  Bernard Pottier,et al.  Intermediate Level Components for Reconfigurable Platforms , 2004, SAMOS.

[6]  Bernard Pottier,et al.  A LUT based high level synthesis framework for reconfigurable architectures , 2003 .

[7]  Markus Weinhardt,et al.  PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.

[8]  James P. Braselton,et al.  CHAPTER 9 , 2019, On Job, Volume 1.

[9]  Bernard Pottier,et al.  The Case Study of Block Turbo Decoders on a Framework for Portable Synthesis on FPGA , 2006, Proceedings of the 39th Annual Hawaii International Conference on System Sciences (HICSS'06).

[10]  David Robson,et al.  Smalltalk-80: The Language and Its Implementation , 1983 .

[11]  Andrea Lodi,et al.  A pipelined configurable gate array for embedded processors , 2003, FPGA '03.