Reconfigurable Turbo Decoder With Parallel Architecture for 3GPP LTE System

This brief presents a parallel architecture for the turbo decoder using the quadratic permutation polynomial interleaver. The supported block size ranges from 40 to 6144 with an increment of 8, and thus, it includes 188 sizes in the 3rd Generation Partnership Project Long Term Evolution standard. The proposed design can allow one, two, four, or eight soft-in/soft-out decoders to process each block with configurable iterations. To support all data transmissions in the parallel design, a multistage network with low complexity is also utilized. Moreover, a robust path metric initialization is given to improve the performance loss in small blocks and high parallelism. After fabrication in the 90-nm process, the 2.1-mm2 chip can achieve 130 Mb/s with 219 mW for the size-6144 block and eight iterations.

[1]  Sorin Adrian Barbulescu,et al.  ITERATIVE DECODING OF TURBO CODES AND OTHER CONCATENATED CODES , 1996 .

[2]  An-Yeu Wu,et al.  Low-Power Memory-Reduced Traceback MAP Decoding for Double-Binary Convolutional Turbo Decoder , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Johan Eilert,et al.  Memory Conflict Analysis and Implementation of a Re-configurable Interleaver Architecture Supporting Unified Parallel Turbo Decoding , 2010, J. Signal Process. Syst..

[4]  Ken Gracie,et al.  Turbo and Turbo-Like Codes: Principles and Applications in Telecommunications , 2007, Proceedings of the IEEE.

[5]  J. Vogt,et al.  Improving the max-log-MAP turbo decoder , 2000 .

[6]  Ran Ginosar,et al.  Parallel VLSI architecture for MAP turbo decoder , 2002, The 13th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications.

[7]  Norbert Wehn,et al.  A Scalable System Architecture for High-Throughput Turbo-Decoders , 2005, J. VLSI Signal Process..

[8]  Joseph R. Cavallaro,et al.  Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[9]  In-Cheol Park,et al.  A unified parallel radix-4 turbo decoder for mobile WiMAX and 3GPP-LTE , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[10]  Gianluca Piccinini,et al.  Architectural strategies for low-power VLSI turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[11]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[12]  Paul Fortier,et al.  Highly-Parallel Decoding Architectures for Convolutional Turbo Codes , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Oscar Y. Takeshita,et al.  On maximum contention-free interleavers and permutation polynomials over integer rings , 2005, IEEE Transactions on Information Theory.

[14]  Cheran M. Vithanage,et al.  Dynamic reconfiguration approach for high speed turbo decoding using circular rings , 2009, GLSVLSI '09.

[15]  Yeheskel Bar-Ness,et al.  A parallel MAP algorithm for low latency turbo decoding , 2002, IEEE Communications Letters.

[16]  Cheng-Chi Wong,et al.  A 188-size 2.1mm2 reconfigurable turbo decoder chip with parallel architecture for 3GPP LTE system , 2009, 2009 Symposium on VLSI Circuits.

[17]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.