Channel doping engineering of MOSFET with adaptable threshold voltage using body effect for low voltage and low power applications

With the scaling of the power supply voltage V/sub DD/ in low voltage and low power VLSI, the threshold voltage of the MOSFET device needs to be reduced to retain the device performance in terms of current driving capability and switching speed. Recently MOSFET devices whose threshold voltages can be adapted during the transistor operation using the body effect have been proposed for low voltage and low power VLSI applications. In these devices, the threshold voltages are reduced by forward-biasing the body-to-source junction. In this paper we study the effect of the channel doping engineering on this threshold voltage reduction scheme.

[1]  Yukihito Oowaki,et al.  Open/folded bit-line arrangement for ultra-high-density DRAM's , 1994 .

[2]  T. Andoh,et al.  Design methodology for low-voltage MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[3]  Stephen A. Parke,et al.  A novel Silicon-On-Insulator (SOI) MOSFET for ultra low voltage operation , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[4]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[5]  Anantha P. Chandrakasan,et al.  A low-power chipset for a portable multimedia I/O terminal , 1994 .

[6]  Yukihito Oowaki,et al.  Standby/active mode logic for sub-1-V operating ULSI memory , 1994 .

[7]  Toru Tatsumi,et al.  0.1 /spl mu/m delta-doped MOSFET using post low-energy implanting selective epitaxy , 1994, Proceedings of 1994 VLSI Technology Symposium.