Addressable Arrays Implemented with One Metal Level for MOSFET and Resistor Variability Characterization

Addressable array test structures for rapid collection of statistical distributions of MOSFET parameters and parasitic resistances are described. A unique feature of these designs is that they require only one level of metal, yet are compact for placement in the scribe line for early process learning. MOSFET measurements are made over full range of I-V characteristics including leakage currents of individual devices in the sub-threshold region. A modular approach for test structure integration and parallel testability enables high efficiency in design and data acquisition.

[1]  H. Ammo,et al.  Study of 90-nm MOSFET subthreshold hump characteristics using newly developed MOSFET array test structure , 2006, IEEE Transactions on Semiconductor Manufacturing.

[2]  Chien-Chih Liao,et al.  Field-Configurable Test Structure Array (FC-TSA): Enabling Design for Monitor, Model, and Manufacturability , 2008, IEEE Transactions on Semiconductor Manufacturing.

[3]  K.L. Young,et al.  Field-configurable test structure array (FC-TSA): enabling design for monitor, model and manufacturability , 2006, 2006 IEEE International Conference on Microelectronic Test Structures.

[4]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[5]  Andrew R. Brown,et al.  Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , 2003 .

[6]  J. Plusquellic,et al.  A test structure for characterizing local device mismatches , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[7]  T. Mizuno,et al.  Experimental Study Of Threshold Voltage Fluctuations Using An 8k MOSFET's Array , 1993, Symposium 1993 on VLSI Technology.

[8]  S. Ohkawa,et al.  Analysis and characterization of device variations in an LSI chip using an integrated device matrix array , 2004 .

[9]  Toshimasa Matsuoka,et al.  Test structure for precise statistical characteristics measurement of MOSFETs , 2002, Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002..

[10]  J. Bordelon,et al.  A robust and production worthy addressable array architecture for deep sub-micron MOSFET's matching characterization , 2002, Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002..

[11]  Anantha Chandrakasan,et al.  A Test-Structure to Efficiently Study Threshold-Voltage Variation in Large MOSFET Arrays , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[12]  C. Hess,et al.  Device Array Scribe Characterization Vehicle Test Chip for Ultra Fast Product Wafer Variability Monitoring , 2007, 2007 IEEE International Conference on Microelectronic Test Structures.

[13]  U. Schaper,et al.  Parameter variation on chip-level , 2005, Proceedings of the 2005 International Conference on Microelectronic Test Structures, 2005. ICMTS 2005..

[14]  N. Kasai,et al.  Evaluation of transistor property variations within chips on 300-mm wafers using a new MOSFET array test structure , 2004, IEEE Transactions on Semiconductor Manufacturing.