Self-timed rings as low-phase noise programmable oscillators

Self-timed rings are promising for designing high-speed serial links and system clock generators. Indeed, their architecture is well-suited to digitally control their frequency and to easily adapt their phase noise by design. Self-timed ring oscillation frequency does not only depend on the number of stages as the usual inverter ring oscillators but also on their initial state. This feature is extremely important to make them programmable. Moreover, with such ring oscillators, it is easy to control the phase noise by design. Indeed, 3dB phase noise reduction is obtained at the cost of higher power consumption when the number of stages is doubled while keeping the same oscillation frequency, thanks to the oscillator programmability. In this paper, we completely describe the method to design self-timed rings in order to make them programmable and to generate a phase noise in accordance with the specifications. Test chips have been designed and fabricated in AMS 0.35 μm and in STMicroelectonics CMOS 65 nm technology to verify our models and theoretical claims.

[1]  Laurent Fesquet,et al.  Programmable/Stoppable Oscillator Based on Self-Timed Rings , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.

[2]  Laurent Fesquet,et al.  A Self-Timed Ring Based True Random Number Generator , 2013, 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems.

[3]  D. Leeson.  A simple model of feedback oscillator noise spectrum , 1966 .

[4]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[5]  Simon W. Moore,et al.  Analog micropipeline rings for high precision timing , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..

[6]  Krzysztof Iniewski,et al.  A quadrature output voltage controlled ring oscillator based on three-stage sub-feedback loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[7]  Kwyro Lee,et al.  A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme , 1997, IEEE J. Solid State Circuits.

[8]  Laurent Fesquet,et al.  A novel high-speed multi-phase oscillator using self-timed rings , 2010, 2010 International Conference on Microelectronics.

[9]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[10]  Laurent Fesquet,et al.  High-Level Time-Accurate Model for the Design of Self-Timed Ring Oscillators , 2008, 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems.

[11]  Ivan E. Sutherland,et al.  Predicting performance of micropipelines using Charlie diagrams , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[12]  Gyu-Hyeong Cho,et al.  CMOS current-controlled oscillators using multiple-feedback-loop ring architectures , 1997 .

[13]  Laurent Fesquet,et al.  Comparison of Self-Timed Ring and Inverter Ring Oscillators as entropy sources in FPGAs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).