Design of Dual-Channel High-Speed Data Acquisition Card Based on USB 3.0 and FPGA
暂无分享,去创建一个
A high-speed data acquisition card using USB 3.0 interface has been designed in order to solve the problem that traditional data acquisition card could not take both data transmission bandwidth and easy connection with PC into account. The data acquisition card controlled the dual-channel 12-bit 20Msps ADC for asynchronous parallel sampling using FPGA as core control module, which made the sampling rate up to 40Msps. The sampled data which was processed by FPGA transferred synchronous from FIFO interface to PC via USB controller. The basic structure of hardware and the basic design method for software and firmware were given in this paper, in which how to use FPGA to realize FIFO was elaborated in detail. The timing simulation of using asynchronous parallel A/D conversion technology and using ADC device of 40Msps sampling rate for FIFO internal data transmission were simulated respectively, thus verified the reliability of asynchronous parallel A/D conversion.