EDMOS in ultrathin FDSOI: Effect of doping and layout of the drift region

We have already demonstrated the fabrication of a Dual-Ground Plane Extended Drain MOSFET with 28nm FDSOI technology. The detrimental consequences of ultrathin SOI film were mitigated by back-biasing the ground planes. In this paper, we explore for the first time the device optimization in 28 nm FDSOI node by doping the drift region. This solution requires additional and dedicated process steps but is free from back-biasing schemes. Following TCAD simulations, devices have been designed and fabricated with UTBB-FDSOI technology. DC measurements indicate that even in ultrathin film (7 nm) the doping of drift region is still a lever for achieving high-voltage (5V) MOSFET with promising performance.

[1]  S. Li,et al.  Electrical Characterization of Silicon-On-Insulator Materials and Devices , 1995 .

[2]  Dominique Golanski,et al.  Dual Ground Plane for high-voltage MOSFET in UTBB FDSOI technology , 2014 .

[3]  G. Bidal,et al.  First demonstration of a full 28nm high-k/metal gate circuit transfer from Bulk to UTBB FDSOI technology through hybrid integration , 2013, 2013 Symposium on VLSI Circuits.

[4]  Denis Flandre,et al.  LDMOS in SOI technology with very-thin silicon film , 2004 .

[5]  M. Tack,et al.  New method for temperature-dependent thermal resistance and capacitance accurate extraction in high-voltage DMOS transistors , 2003, IEEE International Electron Devices Meeting 2003.

[6]  Piet Wessels.  Smart Power technologies on SOI , 2011, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications.

[7]  Bantval J. Baliga,et al.  Extension of RESURF principle to dielectrically isolated power devices , 1991, [1991] Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs.

[8]  Robin Wilson,et al.  A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization , 2014, IEEE Journal of Solid-State Circuits.

[9]  F. Morancho,et al.  First 15V complementary LDMOS transistors in thin SOI 65nm low power technology , 2007, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's.

[10]  C. Raynaud,et al.  High voltage devices integration into advanced CMOS technologies , 2008, 2008 IEEE International Electron Devices Meeting.

[11]  Sorin Cristoloveanu,et al.  Dual Ground Plane EDMOS in ultrathin FDSOI for 5V energy management applications , 2014, 2014 44th European Solid State Device Research Conference (ESSDERC).

[12]  O. Rozeau,et al.  28nm FDSOI technology platform for high-speed low-voltage digital applications , 2012, 2012 Symposium on VLSI Technology (VLSIT).