A Charge Pump PLL with Fast-locking Strategies Embedded in FPGA in 65nm CMOS Technology

Phase-locked loops (PLL) have been widely utilized in FPGA as an important module for clock management. In this paper, a charge pump PLL with fast-locking strategies embedded in 65nm FPGA is proposed. Firstly, a configurable prestart circuit is utilized to initialize the operation state of PLL. Secondly, a bandwidth switch strategy is proposed to manage the contradiction between locking speed and noise performance. Thirdly, the PLL incorporates a VCO with dual control voltages to accelerate the adjustment of oscillation frequency. Simulation results demonstrate that the proposed fast-locking PLL can lock in 2.20μs with a reference clock of 50MHz and an output clock of 1GHz, acquiring an 81.5% reduction in locking time compared to traditional PLL.

[1]  Tsung-Hsien Lin,et al.  A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops , 2010, IEEE Journal of Solid-State Circuits.

[2]  Ko-Chi Kuo,et al.  An fast lock technique for wide band PLL frequency synthesizer design , 2014, 2014 International Conference on Information Science, Electronics and Electrical Engineering.

[3]  Edgar Sanchez-Sinencio,et al.  CMOS Pll Synthesizers: Analysis and Design , 2004 .

[4]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[6]  Nanjian Wu,et al.  A fast-settling PLL frequency synthesizer with direct frequency presetting , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  Chenchang Zhan,et al.  A low-complexity fast-locking digital PLL with multi-output bang-bang phase detector , 2016, 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[8]  Mezyad Amourah,et al.  A novel OTA-based fast lock PLL , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[9]  Qiang Li,et al.  A phase-error cancellation technique for fast-lock PLL , 2014, 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[10]  Kyoungho Woo,et al.  Fast-Lock Hybrid PLL Combining Fractional- $N$ and Integer-$N$ Modes of Differing Bandwidths , 2008, IEEE Journal of Solid-State Circuits.

[11]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[12]  Sung-Mo Kang,et al.  4.2W CMOS Frequency Synthesizer for 2.4GHz ZigBee Application with Fast Settling Time Performance , 2006, 2006 IEEE MTT-S International Microwave Symposium Digest.