Design and analysis of buffered crossbars and banyans with cut-through switching

The design and approximation analyses of discrete-time buffered crossbar and banyans with cut-through switching are presented. The crossbar switches can contain: (1) input FIFO (first in, first out) queuing, (2) input bypass queuing where the FIFO discipline is relaxed, (3) a novel scheme called restricted output queuing where the number of simultaneous arrivals to an output queue is upper bounded, or (4) a novel combination of input FIFO and restricted output queuing. An analysis for the delay distribution of a packet leaving the network is presented. Restricted output queuing (or combined input and restricted output queuing) can rival the performance of pure output queuing, while requiring far less hardware.<<ETX>>

[1]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..

[2]  Ted H. Szymanski,et al.  Markov chain analysis of packet-switched banyans with arbitrary switch sizes, queue sizes, link multiplicities and speedups , 1989, IEEE INFOCOM '89, Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies.

[3]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[4]  Hamid Ahmadi,et al.  A survey of modern high-performance switching techniques , 1989, IEEE J. Sel. Areas Commun..

[5]  Leonard Kleinrock,et al.  Virtual Cut-Through: A New Computer Communication Switching Technique , 1979, Comput. Networks.

[6]  Janak H. Patel,et al.  Processor-memory interconnections for multiprocessors , 1979, ISCA '79.

[7]  Mark A. Franklin,et al.  VLSI Performance Comparison of Banyan and Crossbar Communications Networks , 1981, IEEE Transactions on Computers.

[8]  Mark A. Franklin,et al.  Pin Limitations and Partitioning of VLSI Interconnection Networks , 1982, IEEE Transactions on Computers.

[9]  Joseph Y. Hui,et al.  A Broadband Packet Switch for Integrated Transport , 1987, IEEE J. Sel. Areas Commun..

[10]  David S. Wise.  Compact Layouts of Banyan/FFT Networks , 1981 .

[11]  Kyungsook Y. Lee,et al.  Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems , 1990, IEEE Trans. Computers.

[12]  M. Schwartz,et al.  Performance analysis and design of Banyan network based broadband packet switches for integrated traffic , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[13]  Anthony S. Acampora,et al.  The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching , 1987, IEEE J. Sel. Areas Commun..

[14]  Gregory F. Pfister,et al.  “Hot spot” contention and combining in multistage interconnection networks , 1985, IEEE Transactions on Computers.

[15]  Debasis Mitra,et al.  Randomized parallel communications on an extension of the omega network , 1987, JACM.

[16]  Daniel M. Dias,et al.  Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.

[17]  Manoj Kumar,et al.  Packet switching in N log N multistage networks , 1991 .

[18]  Wolfgang E. Denzel,et al.  Performance of packet switches with input and output queueing , 1990, IEEE International Conference on Communications, Including Supercomm Technical Sessions.

[19]  Nian-Feng Tzeng,et al.  Distributing Hot-Spot Addressing in Large-Scale Multiprocessors , 1987, IEEE Transactions on Computers.

[20]  M. Schwartz,et al.  Analysis, control and design of crossbar and banyan based broadband packet switches, for integrated traffic , 1990, IEEE International Conference on Communications, Including Supercomm Technical Sessions.

[21]  Alan Weiss,et al.  The Distribution of Waiting Times in Clocked Multistage Interconnection Networks , 1988, IEEE Trans. Computers.

[22]  Mark J. Karol,et al.  Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..

[23]  Alberto Leon-Garcia,et al.  Performance of buffered banyan networks under nonuniform traffic patterns , 1990, IEEE Trans. Commun..

[24]  H. T. Mouftah,et al.  Towards Performance Improvement of Cut-Through Switching in Computer Networks , 1986, Perform. Evaluation.

[25]  Ralph Grishman,et al.  The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer , 1983, IEEE Transactions on Computers.

[26]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[27]  Jonathan S. Turner,et al.  Performance of a broadcast packet switch , 1989, IEEE Trans. Commun..