Digital Compensation Techniques for Frequency-Translating Hybrid Analog-to-Digital Converters

The frequency-translating hybrid analog-to-digital converter (FTH-ADC) architecture is based on frequency interleaving and decomposing the wideband analog input signal into narrower-bandwidth analog baseband subbands, digitizing them, and performing further signal processing in the digital domain. In this paper, digital compensation techniques to enhance the performance of the FTH-ADC system in the presence of errors due to a variety of mismatches are presented. The effectiveness of these techniques to enhance the performance of the system is confirmed using a proof-of-concept two-channel prototype.

[1]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[2]  Truong Q. Nguyen,et al.  Design of hybrid filter banks for analog/digital conversion , 1998, IEEE Trans. Signal Process..

[3]  G. Ding,et al.  Frequency-interleaving technique for high-speed A/D conversion , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Li Yu,et al.  A novel adaptive mismatch cancellation system for quadrature IF radio receivers , 1999 .

[5]  Christian Vogel,et al.  The impact of combined channel mismatch effects in time-interleaved ADCs , 2005, IEEE Transactions on Instrumentation and Measurement.

[6]  Scott Richard Velazquez,et al.  A hybrid quadrature mirror filter bank approach to analog-to-digital conversion , 1994 .

[7]  Shahriar Mirabbasi,et al.  A Frequency-Translating Hybrid Architecture for Wide-Band Analog-to-Digital Converters , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Sanjit K. Mitra,et al.  High-speed A/D conversion incorporating a QMF bank , 1992 .

[9]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[11]  Y. Palaskas,et al.  A 4GS/s 4b Flash ADC in 0.18/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[12]  J. M. Dias Pereira,et al.  An FFT-based method to evaluate and compensate gain and offset errors of interleaved ADC systems , 2004, IEEE Transactions on Instrumentation and Measurement.

[13]  Ian Galton,et al.  Delta-Sigma modulator based A/D conversion without oversampling , 1995 .

[14]  Terri S. Fiez,et al.  A comparison of three parallel /spl Delta//spl Sigma/ A/D converters , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[15]  Stephen H. Lewis,et al.  Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  E. Iroaga,et al.  A 12-Bit 75-MS/s Pipelined ADC Using Incomplete Settling , 2007, IEEE Journal of Solid-State Circuits.

[17]  J.P.F. Glas,et al.  Digital I/Q imbalance compensation in a low-IF receiver , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).

[18]  B. Wooley,et al.  A 40-GHz-bandwidth, 4-bit, time-interleaved A/D converter using photoconductive sampling , 2003, IEEE J. Solid State Circuits.

[19]  Won Namgoong,et al.  A channelized digital ultrawideband receiver , 2003, IEEE Trans. Wirel. Commun..

[20]  Won Namgoong,et al.  A 0.25 /spl mu/m CMOS 3b 12.5 GS/s frequency channelized receiver for serial-links , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[21]  S. Mirabbasi,et al.  A prototype implementation of a two-channel frequency-translating hybrid ADC , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[22]  P. Vaidyanathan.  Multirate Systems And Filter Banks , 1992 .

[23]  T. Hornak,et al.  A 1-GHz 6-bit ADC system , 1987 .

[24]  Yorgos Palaskas,et al.  A 4GS/S 4b flash ADC in 0.16μm CMOS , 2006 .