A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension

The emerging noise-shaping (NS) successive approximation (SAR) architecture is highly efficient and compact; however, the order and signal-to-noise ratio (SNR) of sub-MHz NS SAR ADCs are still lower than conventional sigma–delta ADCs. This work proposes a cascaded NS (CaNS) SAR architecture that increases system order and enables more effective NS for higher SNR. The proposed architecture enhances the robustness of high-order NS performance at the system level and is inherently process, voltage and temperature (PVT) stable. A two-phase settling technique improves the efficiency of residue amplification without sacrificing robustness. A prototype CaNS SAR ADC, fabricated in 28-nm CMOS, occupies 0.02 mm2 and consumes 120 $\mu \text{W}$ . The measured Signal to Noise and Distortion Ratio (SNDR) over 100-kHz bandwidth is 88 dB, resulting in a Schreier Figure of Merit (FoM) of 177 dB.

[1]  Nima Maghari,et al.  28.2 An 11.4mW 80.4dB-SNDR 15MHz-BW CT delta-sigma modulator using 6b double-noise-shaped quantizer , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[2]  Nan Sun,et al.  A 13b-ENOB 173dB-FoM 2nd-order NS SAR ADC with passive integrators , 2017, 2017 Symposium on VLSI Circuits.

[3]  Nan Sun,et al.  A 13-ENOB Second-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using the Error-Feedback Structure , 2018, IEEE Journal of Solid-State Circuits.

[4]  Pao-Cheng Chiu,et al.  20.4 An 8 × - OSR 25MHz-BW 79.4dB/74dB DR/SNDR CT Δ σ Modulator Using 7b Linearized Segmented DACs with Digital Noise-Coupling-Compensation Filter in 7nm FinFET CMOS , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[5]  Michael P. Flynn,et al.  A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC , 2012, IEEE Journal of Solid-State Circuits.

[6]  Nan Sun,et al.  9.5 A 13.5b-ENOB Second-Order Noise-Shaping SAR with PVT-Robust Closed-Loop Dynamic Amplifier , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[7]  Ying-Zu Lin,et al.  20.2 A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[8]  T. Tille,et al.  A 0.7-V MOSFET-only switched-opamp /spl Sigma//spl Delta/ modulator in standard digital CMOS technology , 2002 .

[9]  Michael P. Flynn,et al.  9.4 A 4th-Order Cascaded-Noise-Shaping SAR ADC with 88dB SNDR Over 100kHz Bandwidth , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[10]  Xing Wang,et al.  9.3 A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4× Passive Gain and 2nd-Order Mismatch Error Shaping , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[11]  Lu Jie,et al.  A Calibration-Free Time-Interleaved Fourth-Order Noise-Shaping SAR ADC , 2019, IEEE Journal of Solid-State Circuits.