Vertically integrated deep N-well CMOS MAPS with sparsification and time stamping capabilities for thin charged particle trackers ☆

A fine pitch, deep N-well CMOS monolithic active pixel sensor (DNW CMOS MAPS) with sparsified readout architecture and time stamping capabilities has been designed in a vertical integration (3D) technology. In this process, two 130 nm CMOS wafers are face-to-face bonded by means of thermo-compression techniques ensuring both the mechanical stability of the structure and the electrical interconnection between circuits belonging to different layers. This 3D design represents the evolution of a DNW monolithic sensor already fabricated in a planar 130 nm CMOS technology in view of applications to the vertex detector of the International Linear Collider (ILC). The paper is devoted to discussing the main design features and expected performance of the 3D DNW MAPS. Besides describing the front-end circuits and the general architecture of the detector, the work also provides some results from calculations and Monte Carlo device simulations comparing the old 2D solution with the new 3D one and illustrating the attainable detection efficiency improvements.

[1]  P. F. Manfredi,et al.  Processing the signals from solid-state detectors in elementary-particle physics , 1986 .

[2]  T. G. Berlincourt,et al.  Physics research , 1983, Nature.

[3]  Timothy A. DeVol,et al.  IEEE Nuclear Science Symposium Conference Record , 2005 .

[4]  P. Giannetti,et al.  Development of deep N-well MAPS in a 130 nm CMOS technology and beam test results on a 4k-pixel matrix with digital sparsified readout , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.

[5]  Robert S. Patti,et al.  Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.

[6]  L. Ratti,et al.  Design of Time Invariant Analog Front-End Circuits for Deep N-Well CMOS MAPS , 2009, IEEE Transactions on Nuclear Science.

[7]  R. J. Yarema,et al.  FPIX2, the BTeV pixel readout chip , 2005 .

[8]  Gianluca Traversi,et al.  Deep N-well CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC , 2007 .

[9]  L. Ratti,et al.  Continuous Time-Charge Amplification and Shaping in CMOS Monolithic Sensors for Particle Tracking , 2006, IEEE Transactions on Nuclear Science.

[10]  R. Yarema,et al.  FSSR2, a Self-Triggered Low Noise Readout Chip for Silicon Strip Detectors , 2005, IEEE Transactions on Nuclear Science.

[11]  L. Ratti,et al.  Proposal of a data sparsification unit for a mixed-mode MAPS detector , 2007, 2007 IEEE Nuclear Science Symposium Conference Record.

[12]  Peter Ramm,et al.  Handbook of 3D integration : technology and applications of 3D integrated circuits , 2012 .

[13]  Charles Baltay,et al.  Monolithic CMOS Pixel Detectors for ILC Vertex Detection , 2005 .

[14]  T. Zimmerman,et al.  3D IC pixel electronics - the next challenge , 2008 .