A hardware security scheme for RRAM-based FPGA

To enhance the system integrity of FPGA-based embedded systems on hardware design, we propose a hardware security scheme for nonvolatile resistive random access memory (RRAM) based FPGA, in which internal block RAM (BRAMs) are used for configuration and temporary data storage. The proposed scheme loads obfuscated configurations into nonvolatile BRAMs to protect design data from physical attacks and utilizes Chip DNA to enable logic function.

[1]  Yuan Xie,et al.  3D-NonFAR: Three-dimensional non-volatile FPGA architecture using phase change memory , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[2]  S Mukhopadhyay,et al.  A Circuit and Architecture Codesign Approach for a Hybrid CMOS–STTRAM Nonvolatile FPGA , 2011, IEEE Transactions on Nanotechnology.

[3]  Russell Tessier,et al.  FPGA Architecture: Survey and Challenges , 2008, Found. Trends Electron. Des. Autom..

[4]  Lionel Torres,et al.  Security Trends for FPGAS: From Secured to Secure Reconfigurable Systems , 2011 .

[5]  Ryan Kastner,et al.  Managing Security in FPGA-Based Embedded Systems , 2008, IEEE Design & Test of Computers.

[6]  Abbas El Gamal,et al.  Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7]  Jean-Luc Danger,et al.  Security Trends for FPGAS , 2011 .

[8]  Ryan Kastner,et al.  Handbook of FPGA Design Security , 2010 .

[9]  Wei Zhang,et al.  uBRAM-based run-time reconfigurable FPGA and corresponding reconfiguration methodology , 2012, 2012 International Conference on Field-Programmable Technology.