An implementation of belief propagation decoder with combinational logic reduced for polar codes

In this letter, a combinational logic reduced belief propagation (BP) decoder for polar codes is designed in 55 nm CMOS technology. The authors first introduced the BP decoding algorithm for polar codes, and then analyzed the architectures of the conventional BP decoders. Finally, the hardware implementation with the proposed multiplexed process element architecture is presented. Synthesis results show that the consumption of hardware resources is reduced by 36%. The architecture and circuit techniques reduce the power to 398mW for an energy efficiency of 292 pJ/b. The throughput is improved to 4.36Gbps by applying the G-matrix early stopping criteria.

[1]  Aijun Liu,et al.  Early stopping criterion for belief propagation polar decoder based on frozen bits , 2017 .

[2]  Warren J. Gross,et al.  Blind Detection With Polar Codes , 2017, IEEE Communications Letters.

[3]  Ji Chen,et al.  High-Throughput and Energy-Efficient Belief Propagation Polar Code Decoder , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Jingbo Liu,et al.  Frozen bits selection for polar codes based on simulation and BP decoding , 2017, IEICE Electron. Express.

[5]  Kadir Türk,et al.  Simplified Early Stopping Criterion for Belief-Propagation Polar Code Decoders , 2016, IEEE Communications Letters.

[6]  Zhiyuan Yan,et al.  Reduced complexity belief propagation decoders for polar codes , 2015, 2015 IEEE Workshop on Signal Processing Systems (SiPS).

[7]  Zhongfeng Wang,et al.  A memory efficient belief propagation decoder for polar codes , 2015, China Communications.

[8]  Chi-Ying Tsui,et al.  Low complexity belief propagation polar code decoder , 2015, 2015 IEEE Workshop on Signal Processing Systems (SiPS).

[9]  Chi-Ying Tsui,et al.  Low Complexity Belief Propagation Polar Code Decoders , 2015 .

[10]  Gwan S. Choi,et al.  XJ-BP: Express Journey Belief Propagation Decoding for Polar Codes , 2014, 2015 IEEE Global Communications Conference (GLOBECOM).

[11]  Keshab K. Parhi,et al.  Early Stopping Criteria for Energy-Efficient Low-Latency Belief-Propagation Polar Code Decoders , 2014, IEEE Transactions on Signal Processing.

[12]  Zhengya Zhang,et al.  A 4.68Gb/s belief propagation polar decoder with bit-splitting register file , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[13]  Keshab K. Parhi,et al.  Architectures for polar BP decoders using folding , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[14]  Kai Chen,et al.  Beyond turbo codes: Rate-compatible punctured polar codes , 2013, 2013 IEEE International Conference on Communications (ICC).

[15]  Keshab K. Parhi,et al.  Architecture optimizations for BP polar decoders , 2013, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing.

[16]  Kai Chen,et al.  CRC-Aided Decoding of Polar Codes , 2012, IEEE Communications Letters.

[17]  K. Niu,et al.  Stack decoding of polar codes , 2012 .

[18]  Alptekin Pamuk,et al.  An FPGA implementation architecture for decoding of polar codes , 2011, 2011 8th International Symposium on Wireless Communication Systems.

[19]  Frank R. Kschischang,et al.  A Simplified Successive-Cancellation Decoder for Polar Codes , 2011, IEEE Communications Letters.

[20]  Alexander Vardy,et al.  List decoding of polar codes , 2011, 2011 IEEE International Symposium on Information Theory Proceedings.

[21]  Alexander Vardy,et al.  Hardware architectures for successive cancellation decoding of polar codes , 2010, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[22]  Erdal Arikan,et al.  Channel Polarization: A Method for Constructing Capacity-Achieving Codes for Symmetric Binary-Input Memoryless Channels , 2008, IEEE Transactions on Information Theory.

[23]  E. Arkan,et al.  A performance comparison of polar codes and Reed-Muller codes , 2008, IEEE Communications Letters.

[24]  Valentin Savin,et al.  Min-Max decoding for non binary LDPC codes , 2008, 2008 IEEE International Symposium on Information Theory.

[25]  Frank R. Kschischang,et al.  A bit-serial approximate min-sum LDPC decoder and FPGA implementation , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[26]  Amir H. Banihashemi,et al.  On implementation of min-sum algorithm and its modifications for decoding low-density Parity-check (LDPC) codes , 2005, IEEE Transactions on Communications.

[27]  Hideki Imai,et al.  Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..

[28]  Warren J. Gross,et al.  A Semi-Parallel Successive-Cancellation Decoder for Polar Codes , 2013, IEEE Transactions on Signal Processing.

[29]  E. Arıkan.  Polar codes : A pipelined implementation , 2010 .

[30]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.