DCCII based frequency compensation method for three stage amplifiers

Abstract A new frequency compensation scheme using a second generation differential current conveyor (DCCII) for three-stage amplifiers is proposed. By adding a DCCII as a feedback path from output of the second and the third stage to the output of the first stage, feed-forward path and the right-half plane zero will be removed subsequently, which significantly improves phase margin and gain-bandwidth product. Calculations are derived for two states. First state, a DCCII and two miller capacitors form the feedback paths and in the second state, two nulling resistors will be set series with miller capacitors. Analyses show that in both states, stability can be perfectly ensured. To demonstrate advantages of this technique over the traditional RNMC architecture, a three-stage amplifier is designed and simulated employing the proposed technique in a standard 0.18 μm CMOS process. Simulation results show that, with the same load capacitance, the new amplifier achieved 85° and 9.63 MHz as phase margin and gain-bandwidth product, respectively. The proposed amplifier dissipates only 0.31 mW of power with a 1.8 V supply.

[1]  Gaetano Palumbo,et al.  Feedback Amplifiers: Theory and Design , 2002 .

[2]  Davide Marano,et al.  Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Davide Marano,et al.  Design and implementation of optimized architecture for computing the 2D-DWT for JPEG2000 compression , 2010 .

[4]  H.B. Gabbouj,et al.  Comparative study and design of new low voltage high performance current mirrors , 2008, 2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.

[5]  P.K.T. Mok,et al.  Damping-factor-control frequency compensation technique for low-voltage low-power large capacitive load applications , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[6]  Gaetano Palumbo,et al.  Advances in Reversed Nested Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Abbas Ramazani,et al.  CMOS ring oscillator with combined delay stages , 2014 .

[8]  Meysam Akbari,et al.  Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA , 2014 .

[9]  Johan H. Huijsing,et al.  Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[10]  Feng Zhu,et al.  Feedforward reversed nested Miller compensation techniques for three-stage amplifiers , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[11]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[12]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[13]  Gaetano Palumbo,et al.  Analytical comparison of frequency compensation techniques in three‐stage amplifiers , 2008, Int. J. Circuit Theory Appl..

[14]  Kong-Pang Pun,et al.  Reversed nested Miller compensation with voltage buffer and nulling resistor , 2003, IEEE J. Solid State Circuits.

[15]  K. Smith,et al.  A second-generation current conveyor and its applications , 1970, IEEE Transactions on Circuit Theory.

[16]  Ali Jalali,et al.  A new frequency compensation technique for three stages OTA by differential feedback path , 2015 .

[17]  Hoi Lee,et al.  Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.

[18]  Ka Nang Leung,et al.  Nested Miller compensation in low-power CMOS design , 2001 .

[19]  Giuseppe Ferri,et al.  Low-Voltage Low-Power CMOS Current Conveyors , 2003 .