An efficient model to evaluate the impact of design parameters on charge pump circuits’ performances: Application on RFID circuits

In this paper a charge pump model based on a DOE (design of experiment) model generation technique is presented. The DOE technique takes as input electrical simulation results of a charge pump circuit for different component geometries and different oscillator pulse periods. It produces, as outputs, polynomial equations of the charge pump output voltage HV and the consumption current ISUNK. Using those equations, impact of specific charge pump design parameters on charge pump outputs is clearly shown. Thus, design guidelines can be followed to optimize charge pump circuits efficiency. To validate this approach, this optimization methodology is used to evaluate the charge pump optimal configuration of a low voltage and low current IC circuit (RFID tag).

[1]  Zhang Fan,et al.  NEW DESIGN OF EEPROM MEMORY FOR RFID TAG IC Embedded EEPROM Memory Achieving Lower Power , 2006 .

[2]  Chia-Hung Wei,et al.  A CMOS charge pump for sub-2.0 V operation , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[4]  Deng Min,et al.  Embeded EEPROM Memory Achieving Lower Power - New design of EEPROM memory for RFID tag IC , 2006, IEEE Circuits and Devices Magazine.

[5]  David H. Doehlert,et al.  Uniform Shell Designs , 1970 .

[6]  Angela Arapoyanni,et al.  A CMOS charge pump for low voltage operation , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[7]  G. Palumbo,et al.  Charge-pump circuits: power-consumption optimization , 2002 .

[8]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.