Effects of coaxial through-silicon via on carrier mobility along [100] and [110] crystal directions of (100) silicon

[1]  C. Okoro,et al.  A Detailed Failure Analysis Examination of the Effect of Thermal Cycling on Cu TSV Reliability , 2014, IEEE Transactions on Electron Devices.

[2]  S. Shih,et al.  Investigation on Cu TSV-Induced KOZ in Silicon Chips: Simulations and Experiments , 2013, IEEE Transactions on Electron Devices.

[3]  The reduction of keep-out zone (∼10×) by the optimized novel trench structures near the through silicon vias for the application in 3-dimensional integrated circuits , 2013 .

[4]  M. Tsai,et al.  A Study of Overlaying Dielectric Layer and Its Local Geometry Effects on TSV-Induced KOZ in 3-D IC , 2014, IEEE Transactions on Electron Devices.

[5]  Fengjuan Wang,et al.  Analytical models for the thermal strain and stress induced by annular through-silicon-via (TSV) , 2013, IEICE Electron. Express.

[6]  Fengjuan Wang,et al.  Thermo-mechanical performance of Cu and SiO2 filled coaxial through-silicon-via (TSV) , 2013, IEICE Electron. Express.

[7]  Fengjuan Wang,et al.  An Effective Approach of Reducing the Keep-Out-Zone Induced by Coaxial Through-Silicon-Via , 2014, IEEE Transactions on Electron Devices.

[8]  Krishnendu Chakrabarty,et al.  Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  M. Kunz,et al.  In-situ microscale through-silicon via strain measurements by synchrotron x-ray microdiffraction exploring the physics behind data interpretation , 2014 .

[10]  Michael Liehr,et al.  Feasibility of coaxial through silicon via 3D integration , 2013 .

[11]  Zheng Xu,et al.  Through-Silicon-Via Fabrication Technologies, Passives Extraction, and Electrical Modeling for 3-D Integration/Packaging , 2013, IEEE Transactions on Semiconductor Manufacturing.