Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs

We address the automatic synthesis of DSP algorithms using FPGAs. Optimized fixed-point implementations are obtained by means of considering (i) a multiple wordlength approach; (ii) a complete datapath formed of wordlength-wise resources (i.e., functional units, multiplexers, and registers); (iii) an FPGA-wise resource usage metric that enables an efficient distribution of logic fabric and embedded DSP resources. The paper shows (i) the benefits of applying a multiple wordlength approach to the implementation of fixed-point datapaths and (ii) the benefits of a wise use of embedded FPGA resources. The use of a complete fixed-point datapath leads to improvements up to 35%. And, the wise mapping of operations to FPGA resources (logic fabric and embedded blocks), thanks to the proposed resource usage metric, leads to improvements up to 54%.

[1]  Octavio Nieto-Taladriz,et al.  High-Level Synthesis of Multiple Word-Length DSP Algorithms Using Heterogeneous-Resource FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[2]  Gabriel Caffarena Fernández.  Combined Word-Length Allocation and High-Level Synthesis of Digital Signal Processing Circuits , 2008 .

[3]  Nicolas Hervé,et al.  About the Importance of Operation Grouping Procedures for Multiple Word-Length Architecture Optimizations , 2007, ARC.

[4]  Yvon Savaria,et al.  An automatic word length determination method , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[5]  Yvon Savaria,et al.  A comparison of automatic word length optimization procedures , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  Peter Y. K. Cheung,et al.  Fused-Arithmetic Unit Generation for Reconfigurable Devices using Common Subgraph Extraction , 2007, 2007 International Conference on Field-Programmable Technology.

[7]  Alice C. Parker,et al.  Accuracy sensitive word-length selection for algorithm optimization , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[8]  G. Goossens,et al.  Bit-alignment in hardware allocation for multiplexed DSP architectures , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[9]  Zhiru Zhang,et al.  Bitwidth-aware scheduling and binding in high-level synthesis , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[10]  Wonyong Sung,et al.  Combined word-length optimization and high-level synthesis ofdigital signal processing systems , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Gerhard Tröster,et al.  High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs , 2000, FPL.

[12]  Christos-Savvas Bouganis,et al.  A novel 2D filter design methodology for heterogeneous devices , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).

[13]  Romuald Rocher,et al.  Fixed-Point Configurable Hardware Components , 2006, EURASIP J. Embed. Syst..

[14]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[15]  Wonyong Sung,et al.  AUTOSCALER for C: an optimizing floating-point to integer C program converter for fixed-point digital signal processors , 2000 .

[16]  Markus Rupp,et al.  Efficient Design Methods for Embedded Communication Systems , 2006, EURASIP J. Embed. Syst..

[17]  Wayne Luk,et al.  Wordlength optimization for linear digital signal processing , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Jeffrey S. Vetter,et al.  Balancing FPGA Resource Utilities , 2005, ERSA.

[19]  Wayne Luk,et al.  Heuristic datapath allocation for multiple wordlength systems , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[20]  Michele Marchesi,et al.  Applications of simulated annealing for the design of special digital filters , 1992, IEEE Trans. Signal Process..

[21]  Timo Hämäläinen,et al.  Parameterizing Simulated Annealing for Distributing Task Graphs on Multiprocessor SoCs , 2006, 2006 International Symposium on System-on-Chip.

[22]  Juan Carlos López,et al.  On the hardware-software partitioning problem: System modeling and partitioning techniques , 2003, TODE.

[23]  Juan Carlos López,et al.  Constraint-driven system partitioning , 2000, DATE '00.

[24]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[25]  Octavio Nieto-Taladriz,et al.  Fast and accurate computation of the roundoff noise of linear time-invariant systems , 2008, IET Circuits Devices Syst..

[26]  Alok N. Choudhary,et al.  Accurate area and delay estimators for FPGAs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[27]  Peter Y. K. Cheung,et al.  Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  Nikil D. Dutt,et al.  A unified lower bound estimation technique for high-level synthesis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Octavio Nieto-Taladriz,et al.  Optimized Architectural Synthesis of Fixed-Point Datapaths , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.