Effectiveness evaluation of the TSV fault detection method using ring oscillators

During the 3D Stacked ICs fabrication, various defects in TSVs could come up, resulting both in performance and reliability reduction. These defects could produce serious problems in the early stages of fabrication. The situation gets more difficult because there is limited test access to TSVs, before and after wafer thinning. An analysis of effectiveness on oscillation-based pre-bond TSV test methods, based on frequency difference between a fault-free and a defective TSV, is presented. TSVs are embedded, modeled as RC elements, in a ring oscillator and the frequency is measured. When a defective TSV is inserted to the ring oscillator, it results to variations in the frequency of the circuit. The alteration of the frequency can lead us to the detection of leakage and resistive open faults. Many Monte Carlo simulations are used in each case (fault-free or faulty), to verify the robustness of the test. 65nm CMOS technology models were used for the design of the ring oscillators.

[1]  Ding-Ming Kwai,et al.  On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding , 2010, 2010 28th VLSI Test Symposium (VTS).

[2]  Yervant Zorian,et al.  Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.

[3]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[4]  Giorgio Di Natale,et al.  A 3D IC BIST for pre-bond test of TSVs using ring oscillators , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).

[5]  Hsien-Hsin S. Lee,et al.  Test Challenges for 3D Integrated Circuits , 2009, IEEE Design & Test of Computers.

[6]  Krishnendu Chakrabarty,et al.  Non-invasive pre-bond TSV test using ring oscillators and multiple voltage levels , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  Albrecht Uhlig,et al.  Filling TSV of different dimension using galvanic copper deposition , 2011, 2011 6th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT).

[8]  Fang Xu,et al.  Pre-bond TSV testing method using Constant Current Source , 2015, 2015 12th IEEE International Conference on Electronic Measurement & Instruments (ICEMI).

[9]  Giorgio Di Natale,et al.  A BIST method for TSVs pre-bond test , 2013, 2013 8th IEEE Design and Test Symposium.

[10]  Shi-Yu Huang,et al.  Parametric Delay Test of Post-Bond Through-Silicon Vias in 3-D ICs via Variable Output Thresholding Analysis , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Surajit Kumar Roy,et al.  Testing 3D stacked ICs for post-bond partial/complete stack , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[12]  Hafizur Rahaman,et al.  Optimal stacking of SOCs in a 3D-SIC for post-bond testing , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).

[13]  Paul D. Franzon,et al.  Through Silicon Via(TSV) defect/pinhole self test circuit for 3D-IC , 2009, 2009 IEEE International Conference on 3D System Integration.

[14]  Krishnendu Chakrabarty,et al.  Pre-bond probing of TSVs in 3D stacked ICs , 2011, 2011 IEEE International Test Conference.

[15]  Shi-Yu Huang,et al.  Performance Characterization of TSV in 3D IC via Sensitivity Analysis , 2010, 2010 19th IEEE Asian Test Symposium.