Adaptive Modeling of Analog/RF Circuits for Efficient Fault Response Evaluation

In this paper, we propose a methodology for adaptive modeling of analog/RF circuits. This modeling technique is specifically geared towards evaluating the response of a faulty circuit in terms of its specifications and/or measurements. The goal of this modeling approach is to compute important test metrics, such as fail probability, fault coverage, and/or yield coverage of a given measurement under process variations. Once the models for the faulty and fault-free circuit are generated, we can simply use Monte-Carlo sampling (as opposed to Monte-Carlo simulations) to compute these statistical parameters with high accuracy. We use the error budget that is defined in terms of computing the statistical metrics and the position of the threshold(s) to decide how precisely we need to extract the necessary models. Experiments on LNA and Mixer confirm that the proposed techniques can reduce the number of necessary simulations by factor of 7 respectively, in the computation of the fail probability.

[1]  L. S. Milor,et al.  A tutorial introduction to research on analog and mixed-signal circuit testing , 1998 .

[2]  Stephen J. Wright,et al.  Numerical Optimization , 2018, Fundamental Statistical Inference.

[3]  M. W. Tian,et al.  Worst case tolerance analysis of linear analog circuits using sensitivity bands , 2000 .

[4]  Fang Liu,et al.  Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling , 2008, TODE.

[5]  Hans G. Kerkhoff,et al.  Fast fault simulation for nonlinear analog circuits , 2003, IEEE Design & Test of Computers.

[6]  M. Hubert,et al.  High-Breakdown Robust Multivariate Methods , 2008, 0808.0657.

[7]  Abhijit Chatterjee,et al.  Fault-based automatic test generator for linear analog circuits , 1993, ICCAD.

[8]  Guido Gronthoud,et al.  Functional vs. multi-VDD testing of RF circuits , 2005, IEEE International Conference on Test, 2005..

[9]  Bozena Kaminska,et al.  Analog circuit testing based on sensitivity computation and new circuit modeling , 1993, Proceedings of IEEE International Test Conference - (ITC).

[10]  Sule Ozev,et al.  Dynamic test scheduling for analog circuits for improved test quality , 2008, 2008 IEEE International Conference on Computer Design.

[11]  Stephen K. Sunter,et al.  Test metrics for analog parametric faults , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[12]  José L. Ausín,et al.  A 1-MHz Area-Efficient On-Chip Spectrum Analyzer for Analog Testing , 2006, J. Electron. Test..

[13]  Guoyong Shi,et al.  Efficient DC fault simulation of nonlinear analog circuits: one-step relaxation and adaptive simulation continuation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Jean Charles Gilbert,et al.  Numerical Optimization: Theoretical and Practical Aspects , 2003 .

[15]  Abhijit Chatterjee,et al.  Alternate Test of RF Front Ends with IP Constraints: Frequency Domain Test Generation and Validation , 2006, 2006 IEEE International Test Conference.

[16]  Abhijit Chatterjee,et al.  Concurrent transient fault simulation for analog circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Sule Ozev,et al.  Defect-Oriented Testing of RF Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Peter J. Rousseeuw,et al.  Robust Regression and Outlier Detection , 2005, Wiley Series in Probability and Statistics.

[19]  C.-J. Richard Shi,et al.  Rapid frequency-domain analog fault simulation under parameter tolerances , 1997, DAC.

[20]  Fang Liu,et al.  Efficient simulation of parametric faults for multi-stage analog circuits , 2007, 2007 IEEE International Test Conference.

[21]  Yiorgos Makris,et al.  Non-RF to RF Test Correlation Using Learning Machines: A Case Study , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[22]  Bozena Kaminska,et al.  Multifrequency testability analysis for analog circuits , 1994, Proceedings of IEEE VLSI Test Symposium.

[23]  Keith A. Jenkins,et al.  On-chip spectrum analyzer for analog built-in self test , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[24]  Bozena Kaminska,et al.  Analog circuit fault diagnosis based on sensitivity computation and functional testing , 1992, IEEE Design & Test of Computers.

[25]  Fang Liu,et al.  Test yield estimation for analog/RF circuits over multiple correlated measurements , 2007, 2007 IEEE International Test Conference.

[26]  J. Frédéric Bonnans,et al.  Numerical Optimization: Theoretical and Practical Aspects (Universitext) , 2006 .

[27]  Fang Liu,et al.  Statistical Test Development for Analog Circuits Under High Process Variations , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  N. L. Johnson,et al.  Continuous Univariate Distributions. , 1995 .

[29]  Xin Li,et al.  Robust analog/RF circuit design with projection-based posynomial modeling , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[30]  PETER J. ROUSSEEUW,et al.  Computing LTS Regression for Large Data Sets , 2005, Data Mining and Knowledge Discovery.